Power MOSFET 30 V, 40 A, Single N-Channel, DPAK/IPAK

Features

- Low R_{DS(on)} to Minimize Conduction Losses
- Low Capacitance to Minimize Driver Losses
- Optimized Gate Charge to Minimize Switching Losses
- Low R_G
- AEC-Q101 Qualified and PPAP Capable NVD4813NH
- These Devices are Pb-Free and are RoHS Compliant

Applications

- CPU Power Delivery
- DC–DC Converters
- High Side Switching

MAXIMUM RATINGS (T_J = $25^{\circ}C$ unless otherwise stated)

Para	ameter		Symbol	Value	Unit
Drain-to-Source Vo	V _{DSS}	30	V		
	Gate-to-Source Voltage			±20	V
Continuous Drain Current R _{θJA}	5	T _A = 25°C T _A = 85°C	V _{GS} I _D	9.0 7.0	A
(Note 1) Power Dissipation		$T_{A} = 85^{\circ} \text{C}$ $T_{A} = 25^{\circ} \text{C}$	P _D	1.94	W
R _{0JA} (Note 1)		·A	· D		
Continuous Drain Current $R_{\theta,JA}$		$T_A = 25^{\circ}C$	ID	7.6	A
(Note 2)	Steady	T _A = 85°C		5.9	
Power Dissipation $R_{\theta JA}$ (Note 2)	State	T _A = 25°C	P _D	1.27	W
Continuous Drain		T _C = 25°C	۱ _D	40	Α
Current R _{θJC} (Note 1)		T _C = 85°C		31	
Power Dissipation $R_{\theta JC}$ (Note 1)		T _C = 25°C	PD	35.3	W
Pulsed Drain Current	t _p =10μs	T _A = 25°C	I _{DM}	90	A
Current Limited by P	ackage	T _A = 25°C	I _{DmaxPkg}	35	А
Operating Junction a Temperature	nd Storage		T _J , T _{STG}	–55 to +175	°C
Source Current (Bod	Source Current (Body Diode)			29	А
Drain to Source dV/dt			dV/dt	6	V/ns
Single Pulse Drain-to-Source Avalanche Energy (V _{DD} = 24 V, V _{GS} = 10 V, I _L = 17.2 A _{pk} , L = 0.3 mH, R _G = 25 Ω)			EAS	44.4	mJ
Lead Temperature for (1/8" from case for 1	r Soldering 0 s)	Purposes	ΤL	260	°C


Stresses exceeding Maximum Ratings may damage the device. Maximum Ratings are stress ratings only. Functional operation above the Recommended Operating Conditions is not implied. Extended exposure to stresses above the Recommended Operating Conditions may affect device reliability.



ON Semiconductor®

http://onsemi.com


V _{(BR)DSS}	R _{DS(ON)} MAX	I _D MAX
30 V	13 m Ω @ 10 V	10.4
30 v	25.9 m Ω @ 4.5 V	40 A





CASE 369AA (Bent Lead) STYLE 2

MARKING DIAGRAM & PIN ASSIGNMENT



 Y
 = Year

 WW
 = Work Week

 4813NH
 = Device Code

 G
 = Pb-Free Package

ORDERING INFORMATION

See detailed ordering and shipping information in the package dimensions section on page 6 of this data sheet.

THERMAL RESISTANCE MAXIMUM RATINGS

Parameter	Symbol	Value	Unit
Junction-to-Case (Drain)	$R_{ ext{ heta}JC}$	4.25	
Junction-to-TAB (Drain)	$R_{\thetaJC-TAB}$	3.5	°C/W
Junction-to-Ambient - Steady State (Note 1)	$R_{\theta JA}$	77.5	0/00
Junction-to-Ambient - Steady State (Note 2)	R_{\thetaJA}	118.5	

Surface-mounted on FR4 board using 1 sq-in pad, 1 oz Cu.
 Surface-mounted on FR4 board using the minimum recommended pad size.

ELECTRICAL CHARACTERISTICS (T_J = $25^{\circ}C$ unless otherwise specified)

Parameter	Symbol	Test Cond	ition	Min	Тур	Max	Unit
OFF CHARACTERISTICS						-	
Drain-to-Source Breakdown Voltage	V _{(BR)DSS}	V_{GS} = 0 V, I _D =	250 μA	30			V
Drain-to-Source Breakdown Voltage Temperature Coefficient	V _{(BR)DSS} / T _J				24.5		mV/°C
Zero Gate Voltage Drain Current	I _{DSS}	V _{GS} = 0 V, V _{DS} = 24 V	T _J = 25 °C			1	
		V _{DS} = 24 V	T _J = 125°C			10	μA
Gate-to-Source Leakage Current	I _{GSS}	V _{DS} = 0 V, V _{GS}	= ±20 V			±100	nA
ON CHARACTERISTICS (Note 3)							
Gate Threshold Voltage	V _{GS(TH)}	$V_{GS} = V_{DS}, I_D = 250 \ \mu A$		1.5		2.5	V
Negative Threshold Temperature Coefficient	V _{GS(TH)} /T _J				5.4		mV/°C
Drain-to-Source On Resistance	R _{DS(on)}	$V_{GS} = 10 V to$	I _D = 30 A		10.9	13	
		11.5 V	I _D = 15 A		10.7		
		V _{GS} = 4.5 V	I _D = 30 A		20.9	25.9	mΩ
			I _D = 15 A		18.5		
Forward Transconductance	g fs	V _{DS} = 15 V, I _[₀ = 10 A		6.7		S
CHARGES AND CAPACITANCES	-						
Input Capacitance	C _{ISS}				940		
Output Capacitance	C _{OSS}	V _{GS} = 0 V, f = 1.0 MHz, V _{DS} = 12 V			201		pF
Reverse Transfer Capacitance	C _{RSS}				115		1

Reverse Transfer Capacitance	C _{RSS}		115		
Total Gate Charge	Q _{G(TOT)}		7.1	10	
Threshold Gate Charge	Q _{G(TH)}		1.6		nC
Gate-to-Source Charge	Q _{GS}	V _{GS} = 4.5 V, V _{DS} = 15 V; I _D = 30 A	3.4		nc
Gate-to-Drain Charge	Q _{GD}		3.0		
Total Gate Charge	Q _{G(TOT)}	V_{GS} = 11.5 V, V_{DS} = 15 V; I _D = 30 A	18.2		nC

SWITCHING CHARACTERISTICS (Note 4)

Turn-On Delay Time	t _{d(ON)}		10	
Rise Time	t _r	V _{GS} = 4.5 V, V _{DS} = 15 V, I _D = 15 A,	19.5	
Turn-Off Delay Time	t _{d(OFF)}	$R_G = 3.0 \ \Omega$	10.3	ns
Fall Time	t _f		2.9	

3. Pulse Test: pulse width \leq 300 μ s, duty cycle \leq 2%.

4. Switching characteristics are independent of operating junction temperatures.


ELECTRICAL CHARACTERISTICS (T_J = 25° C unless otherwise specified)

Parameter	Symbol	Test Condition		Min	Тур	Max	Unit
SWITCHING CHARACTERISTICS (N	lote 4)	•					
Turn-On Delay Time	t _{d(ON)}				5.1		ns
Rise Time	tr	V _{GS} = 11.5 V, V	′ _{DS} = 15 V,		16.1		
Turn-Off Delay Time	t _{d(OFF)}	V _{GS} = 11.5 V, V I _D = 15 A, R _G	= 3.0 Ω		17.2		
Fall Time	t _f				1.8		
DRAIN-SOURCE DIODE CHARACT	ERISTICS	• •		-			-
Forward Diode Voltage	V _{SD}	$V_{GS} = 0 V, I_{S} = 30 A T_{J} = 25^{\circ}C T_{J} = 125^{\circ}C$	$T_J = 25^{\circ}C$		0.95	1.2	
				0.9		V	
Reverse Recovery Time	t _{RR}	V_{GS} = 0 V, dls/dt = 100 A/µs, I _S = 30 A			15		
Charge Time	t _a				9.9		ns
Discharge Time	t _b				5.1		
Reverse Recovery Charge	Q _{RR}				7.0		nC
PACKAGE PARASITIC VALUES		• •		-			-
Source Inductance	L _S				2.49		nH
Drain Inductance, DPAK	L _D	T _A = 25°C			0.0164		
Drain Inductance, IPAK	L _D				1.88		
Gate Inductance	L _G				3.46		
Gate Resistance	R _G				0.55		Ω


3. Pulse Test: pulse width \leq 300 μ s, duty cycle \leq 2%.

4. Switching characteristics are independent of operating junction temperatures.


TYPICAL PERFORMANCE CURVES




TYPICAL PERFORMANCE CURVES



TYPICAL PERFORMANCE CURVES








ORDERING INFORMATION


Device	Package	Shipping [†]
NTD4813NHT4G	DPAK (Pb-Free)	2500 / Tape & Reel
NVD4813NHT4G	DPAK (Pb-Free)	2500 / Tape & Reel

+For information on tape and reel specifications, including part orientation and tape sizes, please refer to our Tape and Reel Packaging Specifications Brochure, BRD8011/D.

PACKAGE DIMENSIONS

DPAK (SINGLE GUAGE) CASE 369AA-01 ISSUE B





NOTES:

- DIMENSIONING AND TOLERANCING PER ASME Y14.5M, 1994.
 CONTROLLING DIMENSION: INCHES.
- 2. CONTROLLING DIMENSION: INCHES. 3. THERMAL PAD CONTOR OPTIONAL WITHIN DI-
- MENSIONS b3, L3 and Z. 4. DIMENSIONS D AND E DO NOT INCLUDE MOLD FLASH, PROTRUSIONS, OR BURRS. MOLD FLASH, PROTRUSIONS, OR GATE BURRS SHALL NOT EXCEED 0.006 INCHES PER SIDE.
- 5. DIMENSIONS D AND E ARE DETERMINED AT THE OUTERMOST EXTREMES OF THE PLASTIC BODY.
- 6. DATUMS A AND B ARE DETERMINED AT DATUM PLANE H.

	INC	HES	MILLIN	IETERS	
DIM	MIN	MAX	MIN	MAX	
Α	0.086	0.094	2.18	2.38	
A1	0.000	0.005	0.00	0.13	
b	0.025	0.035	0.63	0.89	
b2	0.030	0.045	0.76	1.14	
b3	0.180	0.215	4.57	5.46	
c	0.018	0.024	0.46	0.61	
c2	0.018	0.024	0.46	0.61	
D	0.235	0.245	5.97	6.22	
ш	0.250	0.265	6.35	6.73	
e	0.090	BSC	2.29	BSC	
н	0.370	0.410	9.40	10.41	
L	0.055	0.070	1.40	1.78	
L1	0.108	REF	2.74	REF	
L2	0.020	0.020 BSC 0.5		BSC	
L3	0.035	0.050	0.89	1.27	
L4		0.040		1.01	
Ζ	0.155		3.93		

- STYLE 2: PIN 1. GATE 2. DRAIN 3. SOURCE
 - SOURCE
 DRAIN
 - 4. Drain

*For additional information on our Pb–Free strategy and soldering details, please download the ON Semiconductor Soldering and Mounting Techniques Reference Manual, SOLDERRM/D.

ON Semiconductor and use registered trademarks of Semiconductor Components Industries, LLC (SCILLC). SCILLC reserves the right to make changes without further notice to any products herein. SCILLC makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does SCILLC assume any liability arising out of the application or use of any provided in SCILLC data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typical" must be validated for each customer application by customer's technical experts. SCILLC does not convey any license under its patent rights nor the rights of others. SCILLC products are not designed, intended, or authorized for use as components in systems intended for surgical implant into the body, or other applications intended to support or sustain life, or for any other application in which the failure of the SCILLC product create a situation where personal injury or death may occur. Should Buyer purchase or use SCILLC products for any such unintended or unauthorized application, Buyer shall indemnify and hold SCILLC and its officers, employees, subsidiaries, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death agosciated with such unintended or unauthorized use patent shall claims and so for the part. SCILLC is an Equal Opportunity/Affirmative Action Employer. This literature is subject to all applicable copyright laws and is not for seale in any manner.

PUBLICATION ORDERING INFORMATION

LITERATURE FULFILLMENT:

Literature Distribution Center for ON Semiconductor P.O. Box 5163, Denver, Colorado 80217 USA Phone: 303–675–2175 or 800–344–3860 Toll Free USA/Canada Fax: 303–675–2176 or 800–344–3867 Toll Free USA/Canada Email: orderlit@onsemi.com N. American Technical Support: 800–282–9855 Toll Free USA/Canada Europe, Middle East and Africa Technical Support:

Phone: 421 33 790 2910 Japan Customer Focus Center Phone: 81-3-5817-1050 ON Semiconductor Website: www.onsemi.com

Order Literature: http://www.onsemi.com/orderlit

For additional information, please contact your local Sales Representative