# Single-Channel, 12-/16-Bit, Serial Input, 4 mA to 20 mA, Current Source DAC, HART Connectivity

### **Data Sheet**

### **FEATURES**

12-/16-bit resolution and monotonicity Current output ranges: 4 mA to 20 mA, 0 mA to 20 mA, or 0 mA to 24 mA ±0.01% FSR typical total unadjusted error (TUE) ±3 ppm/°C typical output drift Flexible serial digital interface **On-chip output fault detection** On-chip reference (10 ppm/°C maximum) Feedback/monitoring of output current Asynchronous clear function Power supply (AV<sub>DD</sub>) range 10.8 V to 40 V; AD5410AREZ/AD5420AREZ 10.8 V to 60 V; AD5410ACPZ/AD5420ACPZ Output loop compliance to  $AV_{DD} - 2.5 V$ Temperature range: -40°C to +85°C 24-lead TSSOP and 40-lead LFCSP packages

ANALOG

### **APPLICATIONS**

Process control Actuator control PLC HART network connectivity

### **GENERAL DESCRIPTION**

The AD5410/AD5420 are low cost, precision, fully integrated 12-/16-bit converters offering a programmable current source output designed to meet the requirements of industrial process control applications. The output current range is programmable at 4 mA to 20 mA, 0 mA to 20 mA, or an overrange function of 0 mA to 24 mA. The output is open-circuit protected. The device operates with a power supply (AV<sub>DD</sub>) range from 10.8 V to 60 V. Output loop compliance is 0 V to AV<sub>DD</sub> – 2.5 V.

The flexible serial interface is SPI, MICROWIRE<sup>\*\*</sup>, QSPI<sup>\*\*</sup>, and DSP compatible and can be operated in 3-wire mode to minimize the digital isolation required in isolated applications.

The device also includes a power-on reset function, ensuring that the device powers up in a known state, and an asynchronous CLEAR pin that sets the output to the low end of the selected current range.

The total unadjusted error is typically  $\pm 0.01\%$  FSR.

### **COMPANION PRODUCTS**

HART Modem: AD5700, AD5700-1

#### FUNCTIONAL BLOCK DIAGRAM DVcc SELECT $\mathrm{DV}_{\mathrm{CC}}$ CAP2 CAP1 AV<sub>DD</sub> $\cap$ R3<sub>SENSE</sub> AD5410/AD5420 R2 R3 CLEAR C BOOST LATCH Ͻιουτ INPUT SHIFT 12/16 SCLK REGISTER 12-/16-BIT SDIN AND CONTROL DAC LOGIC FAULT SDO POWER-R<sub>SET</sub> ON VREF RESET R<sub>SET</sub> $\diamond$ 7027-00 GND REFOUT REFIN

Figure 1.

#### Rev. E

#### Document Feedback

Information furnished by Analog Devices is believed to be accurate and reliable. However, no responsibility is assumed by Analog Devices for its use, nor for any infringements of patents or other rights of third parties that may result from its use. Specifications subject to change without notice. No license is granted by implication or otherwise under any patent or patent rights of Analog Devices. Trademarks and registered trademarks are the property of their respective owners.

One Technology Way, P.O. Box 9106, Norwood, MA 02062-9106, U.S.A. Tel: 781.329.4700 ©2009–2013 Analog Devices, Inc. All rights reserved. Technical Support www.analog.com

# TABLE OF CONTENTS

Features
Applications1
General Description
Companion Products 1
Functional Block Diagram1
Revision History
Specifications
AC Performance Characteristics
Timing Characteristics
Absolute Maximum Ratings7
ESD Caution7
Pin Configuration and Function Descriptions
Typical Performance Characteristics
Terminology 15
Theory of Operation16
Architecture16
Serial Interface
Power-On State
Transfer Function 19
Data Register 19
Control Register19
Reset Register
Status Register

### 3/13\_Rev D to Day E

7
19
20
27
29

### 5/12—Rev. C to Rev. D

Reorganized LayoutU	Jniversal
Changes to Product Title	1
Added Companion Products Section; Changes to Feature	res
Section and Applications Section	1
Changes to Table 5	9
Change to Figure 8	11
Added HART Communication Section and Figure 41,	
Renumbered Sequentially	
Changes to Industrial, HART Compatible Analog Output	ut
Application Section and Figure 54	

AD5410/AD5420 Features	. 21
Fault Alert	. 21
Asynchronous Clear (CLEAR)	. 21
Internal Reference	. 21
External Current Setting Resistor	. 21
Digital Power Supply	. 21
External Boost Function	. 21
HART Communication	. 22
Digital Slew Rate Control	. 22
IOUT Filtering Capacitors	. 24
Feedback/Monitoring of Output Current	. 24
Applications Information	. 26
Driving Inductive Loads	. 26
Transient Voltage Protection	. 26
Layout Guidelines	. 26
Galvanically Isolated Interface	. 26
Microprocessor Interfacing	. 27
Thermal and Supply Considerations	. 27
Industrial, HART Compatible Analog Output Application	. 28
Outline Dimensions	. 29
Ordering Guide	. 29
	Fault Alert Asynchronous Clear (CLEAR) Internal Reference External Current Setting Resistor Digital Power Supply External Boost Function HART Communication Digital Slew Rate Control Iout Filtering Capacitors Feedback/Monitoring of Output Current Applications Information Driving Inductive Loads Transient Voltage Protection Layout Guidelines Galvanically Isolated Interface Microprocessor Interfacing Thermal and Supply Considerations Industrial, HART Compatible Analog Output Application Outline Dimensions

Changes to Table 10	18
2/10—Rev. A to Rev. B	
Changes to Figure 46	23

#### 8/09—Rev. 0 to Rev. A

Changes to Features and General Description	1
Changes to Table 1	3
Changes to Table 2	5
Changes to Introduction to Table 4 and to Table 4	7
Added Figure 6, Changes to Figure 5 and Table 5	8
Added Feedback/Monitoring of Output Current Section,	
Including Figure 45 to Figure 47; Renumbered Subsequent	
Figures	23
Changes to Thermal and Supply Considerations Section and	
Table 21	26
Updated Outline Dimensions	28
Changes to Ordering Guide	28

3/09—Revision 0: Initial Version

# **SPECIFICATIONS**

 $AV_{DD}$  = 10.8 V to 26.4 V, GND = 0 V, REFIN = 5 V external;  $DV_{CC}$  = 2.7 V to 5.5 V,  $R_{LOAD}$  = 300  $\Omega$ ; all specifications  $T_{MIN}$  to  $T_{MAX}$ , unless otherwise noted.

### Table 1.

Min	Тур	Max	Unit	Test Conditions/Comments
0		24	mA	
0		20	mA	
4		20	mA	
16			Bits	AD5420
12			Bits	AD5410
-0.3		+0.3	% FSR	AD5420
-0.13	±0.08	+0.13	% FSR	AD5420, $T_A = 25^{\circ}C$
-0.5			% FSR	AD5410
	±0.15			AD5410, T <sub>A</sub> = 25°C
				AD5420
				AD5410
				Guaranteed monotonic
	+0.08			$T_A = 25^{\circ}C$
0.12		10.12		
-0.18	10	+0.18		AD5420
	+0.006			AD5420, $T_A = 25^{\circ}C$
	10.000		701 511	AD5410
	+0.012			AD5410, $T_A = 25^{\circ}C$
-0.00		+0.00	nnm ESP/°C	AD3410, 1A = 23 C
0.2	10			
	10.00			T 25°C
-0.1		+0.1		$T_A = 25^{\circ}C$
<u> </u>	±ιΖ		рртгэк/ С	
16			Dite	Assumes an ideal 15 k $\Omega$ resistor
				AD5420
				AD5410
				AD5420
	±0.01			AD5420, $T_A = 25^{\circ}C$
				AD5410
_01	±0.02	+0.1	% FSR	AD5410, $T_A = 25^{\circ}C$
	20.02			
-0.012	±0.02	+0.012	% FSR	AD5420
	20.02	+0.032	% FSR % FSR	AD5420 AD5410
-0.012	_0.02		% FSR % FSR LSB	
-0.012 -0.032	_0.02	+0.032	% FSR % FSR LSB % FSR	AD5410
-0.012 -0.032 -1	±0.006	+0.032 +1	% FSR % FSR LSB % FSR % FSR	AD5410
-0.012 -0.032 -1 -0.1		+0.032 +1 +0.1	% FSR % FSR LSB % FSR	AD5410 Guaranteed monotonic
-0.012 -0.032 -1 -0.1	±0.006	+0.032 +1 +0.1	% FSR % FSR LSB % FSR % FSR	AD5410 Guaranteed monotonic
-0.012 -0.032 -1 -0.1 -0.03	±0.006	+0.032 +1 +0.1 +0.03	% FSR % FSR LSB % FSR % FSR ppm FSR/°C	AD5410 Guaranteed monotonic
-0.012 -0.032 -1 -0.1 -0.03 -0.08	±0.006 ±3	+0.032 +1 +0.1 +0.03 +0.08	% FSR % FSR LSB % FSR % FSR ppm FSR/°C % FSR	AD5410 Guaranteed monotonic $T_A = 25^{\circ}C$
-0.012 -0.032 -1 -0.1 -0.03 -0.08	±0.006 ±3 ±0.003	+0.032 +1 +0.1 +0.03 +0.08	% FSR % FSR LSB % FSR % FSR ppm FSR/°C % FSR % FSR	AD5410 Guaranteed monotonic $T_A = 25^{\circ}C$
-0.012 -0.032 -1 -0.1 -0.03 -0.08 -0.05	±0.006 ±3 ±0.003	+0.032 +1 +0.1 +0.03 +0.08 +0.05	% FSR % FSR LSB % FSR % FSR ppm FSR/°C % FSR % FSR ppm FSR/°C	AD5410 Guaranteed monotonic $T_A = 25^{\circ}C$
-0.012 -0.032 -1 -0.1 -0.03 -0.08 -0.05 -0.15	±0.006 ±3 ±0.003 ±4	+0.032 +1 +0.1 +0.03 +0.08 +0.05 +0.15	% FSR % FSR LSB % FSR % FSR ppm FSR/°C % FSR ppm FSR/°C % FSR	AD5410 Guaranteed monotonic $T_A = 25^{\circ}C$ $T_A = 25^{\circ}C$
-0.012 -0.032 -1 -0.1 -0.03 -0.08 -0.05 -0.15	±0.006 ±3 ±0.003 ±4 ±0.01	+0.032 +1 +0.1 +0.03 +0.08 +0.05 +0.15	% FSR % FSR LSB % FSR % FSR ppm FSR/°C % FSR ppm FSR/°C % FSR % FSR	AD5410 Guaranteed monotonic $T_A = 25^{\circ}C$ $T_A = 25^{\circ}C$
-0.012 -0.032 -1 -0.1 -0.03 -0.08 -0.05 -0.15 -0.06	±0.006 ±3 ±0.003 ±4 ±0.01	+0.032 +1 +0.1 +0.03 +0.08 +0.05 +0.15 +0.06	% FSR % FSR LSB % FSR % FSR ppm FSR/°C % FSR ppm FSR/°C % FSR % FSR	AD5410 Guaranteed monotonic $T_A = 25^{\circ}C$ $T_A = 25^{\circ}C$
-0.012 -0.032 -1 -0.1 -0.03 -0.08 -0.05 -0.15	±0.006 ±3 ±0.003 ±4 ±0.01 ±7	+0.032 +1 +0.1 +0.03 +0.08 +0.05 +0.15	% FSR % FSR LSB % FSR % FSR ppm FSR/°C % FSR ppm FSR/°C % FSR % FSR ppm FSR/°C	AD5410 Guaranteed monotonic $T_A = 25^{\circ}C$ $T_A = 25^{\circ}C$ $T_A = 25^{\circ}C$
-0.012 -0.032 -1 -0.1 -0.03 -0.08 -0.05 -0.15 -0.06	±0.006 ±3 ±0.003 ±4 ±0.01 ±7	+0.032 +1 +0.1 +0.03 +0.08 +0.05 +0.15 +0.06	% FSR % FSR LSB % FSR % FSR ppm FSR/°C % FSR ppm FSR/°C % FSR % FSR ppm FSR/°C V ppm FSR	AD5410 Guaranteed monotonic $T_A = 25^{\circ}C$ $T_A = 25^{\circ}C$ $T_A = 25^{\circ}C$ Internal R <sub>SET</sub> , drift after 1000 hours at 125^{\circ}C
-0.012 -0.032 -1 -0.1 -0.03 -0.08 -0.05 -0.15 -0.06	±0.006 ±3 ±0.003 ±4 ±0.01 ±7	+0.032 +1 +0.1 +0.03 +0.08 +0.05 +0.15 +0.06 AV <sub>DD</sub> - 2.5	% FSR % FSR LSB % FSR % FSR ppm FSR/°C % FSR % FSR ppm FSR/°C % FSR ppm FSR/°C V ppm FSR	AD5410 Guaranteed monotonic $T_A = 25^{\circ}C$ $T_A = 25^{\circ}C$ $T_A = 25^{\circ}C$ Internal R <sub>SET</sub> , drift after 1000 hours at 125^{\circ}C
-0.012 -0.032 -1 -0.1 -0.03 -0.08 -0.05 -0.15 -0.06	±0.006 ±3 ±0.003 ±4 ±0.01 ±7	+0.032 +1 +0.1 +0.03 +0.08 +0.05 +0.15 +0.06	% FSR % FSR LSB % FSR % FSR ppm FSR/°C % FSR ppm FSR/°C % FSR % FSR ppm FSR/°C V ppm FSR	AD5410 Guaranteed monotonic $T_A = 25^{\circ}C$ $T_A = 25^{\circ}C$
	0 0 4 16 12 -0.3	$\begin{array}{cccccccccccccccccccccccccccccccccccc$	$\begin{array}{cccccccccccccccccccccccccccccccccccc$	$\begin{array}{cccccccccccccccccccccccccccccccccccc$

Parameter <sup>1</sup>	Min	Тур	Max	Unit	Test Conditions/Comments
Output Impedance		50		MΩ	
Output Current Leakage		60		рА	Output disabled
R3 Resistor Value	36	40	44	Ω	$T_A = 25^{\circ}C$
R3 Resistor Temperature Coefficient (TC)		30		ppm/°C	
I <sub>BIAS</sub> Current	399	444	489	μΑ	
IBIAS Current Temperature Coefficient (TC)		30		ppm/°C	
REFERENCE INPUT/OUTPUT					
Reference Input <sup>3</sup>					
Reference Input Voltage	4.95	5	5.05	V	For specified performance
DC Input Impedance	25	30		kΩ	
Reference Output					
Output Voltage	4.995	5.000	5.005	V	$T_A = 25^{\circ}C$
Reference TC <sup>3, 4</sup>		1.8	10	ppm/°C	
Output Noise (0.1 Hz to 10 Hz) <sup>3</sup>		18		μV p-p	
Noise Spectral Density <sup>3</sup>		100		nV/√Hz	@ 10 kHz
Output Voltage Drift vs. Time <sup>3</sup>		50		ppm	Drift after 1000 hours, $T_A = 125^{\circ}C$
Capacitive Load <sup>3</sup>		600		nF	
Load Current <sup>3</sup>		5		mA	
Short-Circuit Current <sup>3</sup>		7		mA	
Load Regulation <sup>3</sup>		, 95		ppm/mA	
DIGITAL INPUTS <sup>3</sup>		95		ppin/mA	JEDEC compliant
Input High Voltage, V <sub>H</sub>	2			V	JEDEC compliant
Input Low Voltage, Vil	2		0.8	V	
Input Current	-1		0.8 +1	μA	Per pin
Pin Capacitance	-1	10	+1	μA pF	Per pin
DIGITAL OUTPUTS <sup>3</sup>		10		pr	
SDO					
			0.4	N/	Sinking 200 ··· A
Output Low Voltage, Vol	DV <sub>cc</sub> – 0.5		0.4	V V	Sinking 200 µA
Output High Voltage, V <sub>OH</sub>			. 1		Sourcing 200 μA
High Impedance Leakage Current	-1	5	+1	μA	
High Impedance Output Capacitance		Э		pF	
			0.4	N	10 kO multure register to DV
Output Low Voltage, V <sub>oL</sub>		0.0	0.4	V	10 k $\Omega$ pull-up resistor to DV <sub>cc</sub>
Output Low Voltage, Voltage	26	0.6		V V	2.5 mA load current
	3.6			v	10 kΩ pull-up resistor to DV <sub>cc</sub>
	10.9		40	N/	TCCOD madvama
AV <sub>DD</sub>	10.8		40 60	V	TSSOP package
DV	10.8		60	V	LFCSP package
DV <sub>cc</sub> Input Voltage	2.7		5 5	V	Internal supply disabled
	2./	A E	5.5	V V	Internal supply disabled DV <sub>cc</sub> can be overdriven up to 5.5 V
Output Voltage		4.5 5		-	Dvcc can be overaniven up to 5.5 v
Output Load Current <sup>3</sup>		5		mA	
Short-Circuit Current <sup>3</sup>		20	2	mA	
Al <sub>DD</sub>			3	mA	Output disabled
			4	mA	Output enabled
			1	mA	$V_{H} = DV_{CC}, V_{IL} = GND$
Power Dissipation		144		mW	$AV_{DD} = 40 \text{ V}, I_{OUT} = 0 \text{ mA}$
		50		mW	$AV_{DD} = 15 V$ , $I_{OUT} = 0 mA$

<sup>1</sup> Temperature range: -40°C to +85°C; typical at +25°C.
<sup>2</sup> For 0 mA to 20 mA and 0 mA to 24 mA ranges, INL is measured from Code 256 for the AD5420 and Code 16 for the AD5410.
<sup>3</sup> Guaranteed by design and characterization but not production tested.
<sup>4</sup> The on-chip reference is production trimmed and tested at 25°C and 85°C. It is characterized from -40°C to +85°C.

### **AC PERFORMANCE CHARACTERISTICS**

AV<sub>DD</sub> = 10.8 V to 26.4 V, GND = 0 V, REFIN = 5 V external; DV<sub>CC</sub> = 2.7 V to 5.5 V, R<sub>LOAD</sub> = 300 Ω; all specifications T<sub>MIN</sub> to T<sub>MAX</sub>, unless otherwise noted.

### Table 2.

Parameter <sup>1</sup>	Min	Тур	Мах	Unit	Test Conditions/Comments
DYNAMIC PERFORMANCE					
Output Current Settling Time <sup>2</sup>		10		μs	16 mA step, to 0.1% FSR
		40		μs	16 mA step, to 0.1% FSR, L = 1 mH
AC PSRR		-75		dB	200 mV, 50 Hz/60 Hz sine wave superimposed on power supply voltage

 $^1$  Guaranteed by design and characterization; not production tested.  $^2$  Digital slew rate control feature disabled and CAP1 = CAP2 = open circuit.

### TIMING CHARACTERISTICS

AV<sub>DD</sub> = 10.8 V to 26.4 V, GND = 0 V, REFIN = 5 V external; DV<sub>CC</sub> = 2.7 V to 5.5 V, R<sub>LOAD</sub> = 300 Ω; all specifications T<sub>MIN</sub> to T<sub>MAX</sub>, unless otherwise noted.

Table 3.


Parameter <sup>1, 2, 3</sup>	Limit at T <sub>MIN</sub> , T <sub>MAX</sub>	Unit	Description			
WRITE MODE						
t1	33	ns min	SCLK cycle time			
t <sub>2</sub>	13	ns min	SCLK low time			
t <sub>3</sub>	13	ns min	SCLK high time			
t <sub>4</sub>	13	ns min	LATCH delay time			
t5	40	ns min	LATCH high time			
t <sub>5</sub>	5	µs min	LATCH high time after a write to the control register			
t <sub>6</sub>	5	ns min	Data setup time			
<b>t</b> 7	5	ns min	Data hold time			
t <sub>8</sub>	40	ns min	LATCH low time			
t9	20	ns min	CLEAR pulse width			
<b>t</b> 10	5	µs max	CLEAR activation time			
READBACK MODE						
t11	90	ns min	SCLK cycle time			
t <sub>12</sub>	40	ns min	SCLK low time			
<b>t</b> <sub>13</sub>	40	ns min	SCLK high time			
t <sub>14</sub>	13	ns min	LATCH delay time			
t15	40	ns min	LATCH high time			
t <sub>16</sub>	5	ns min	Data setup time			
t <sub>17</sub>	5	ns min	Data hold time			
t <sub>18</sub>	40	ns min	LATCH low time			
t <sub>19</sub>	35	ns max	Serial output delay time $(C_{L SDO} = 50 \text{ pF})^4$			
t <sub>20</sub>	35	ns max	LATCH rising edge to SDO tristate			
DAISY-CHAIN MODE						
t <sub>21</sub>	90	ns min	SCLK cycle time			
t <sub>22</sub>	40	ns min	SCLK low time			
t <sub>23</sub>	40	ns min	SCLK high time			
t <sub>24</sub>	13	ns min	LATCH delay time			
t <sub>25</sub>	40	ns min	LATCH high time			
t <sub>26</sub>	5	ns min	Data setup time			
t <sub>27</sub>	5	ns min	Data hold time			
t <sub>28</sub>	40	ns min	LATCH low time			
t <sub>29</sub>	35	ns max	Serial output delay time $(C_{L SDO} = 50 \text{ pF})^4$			


<sup>1</sup> Guaranteed by characterization but not production tested.


<sup>2</sup> All input signals are specified with  $t_R = t_F = 5$  ns (10% to 90% of DV<sub>CC</sub>) and timed from a voltage level of 1.2 V.


<sup>3</sup> See Figure 2, Figure 3, and Figure 4. <sup>4</sup>  $C_{LSDO}$  = capacitive load on SDO output.


07027-004











# ABSOLUTE MAXIMUM RATINGS

 $T_A = 25^{\circ}$ C, unless otherwise noted. Transient currents of up to 80 mA do not cause SCR latch-up.

### Table 4.

Parameter	Rating
AV <sub>DD</sub> to GND	-0.3 V to +60 V
DV <sub>CC</sub> to GND	–0.3 V to +7 V
Digital Inputs to GND	-0.3 V to DV <sub>CC</sub> + 0.3 V or +7 V (whichever is less)
Digital Outputs to GND	-0.3 V to DV <sub>CC</sub> + 0.3 V or +7 V (whichever is less)
REFIN, REFOUT to GND	–0.3 V to +7 V
lout to GND	–0.3 V to AV <sub>DD</sub>
Operating Temperature Range	
Industrial	-40°C to +85°C1
Storage Temperature Range	–65°C to +150°C
Junction Temperature (TJ max)	125°C
24-Lead TSSOP_EP Package	
Thermal Impedance, $\theta_{JA}$	35°C/W <sup>2</sup>
Thermal Impedance, $\theta_{JC}$	9°C/W
40-Lead LFCSP Package	
Thermal Impedance, $\theta_{JA}$	33°C/W <sup>2</sup>
Thermal Impedance, θ <sub>JC</sub>	4°C/W
Power Dissipation	$(T_J max - T_A)/\theta_{JA}$
Lead Temperature	JEDEC industry standard
Soldering	J-STD-020
ESD (Human Body Model)	2 kV

 $^1$  Power dissipated on chip must be derated to keep junction temperature below 125°C. The assumption is that the maximum power dissipation condition is sourcing 24 mA into ground from AV\_{DD} with a 4 mA on-chip current.

<sup>2</sup> Thermal impedance simulated values are based on JEDEC 2S2P thermal test board with thermal vias. Ref: JEDEC JESD51 documents.


Stresses above those listed under Absolute Maximum Ratings may cause permanent damage to the device. This is a stress rating only; functional operation of the device at these or any other conditions above those indicated in the operational section of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

### **ESD CAUTION**



**ESD** (electrostatic discharge) sensitive device. Charged devices and circuit boards can discharge without detection. Although this product features patented or proprietary protection circuitry, damage may occur on devices subjected to high energy ESD. Therefore, proper ESD precautions should be taken to avoid performance degradation or loss of functionality.

# **PIN CONFIGURATION AND FUNCTION DESCRIPTIONS**



NOTES

1. NC = NO CONNECT. 2. GROUND REFERENCE CONNECTION. IT IS RECOMMENDED THAT THE EXPOSED PAD BE THERMALLY CONNECTED TO A COPPER PLANE FOR ENHANCED THERMAL PERFORMANCE.

Figure 5. TSSOP Pin Configuration




Figure 6. LFCSP Pin Configuration

### Table 5. Pin Function Descriptions

TSSOP Pin No.	LFCSP Pin No.	Mnemonic	Description
1, 4, 5, 12	3, 4, 14, 15, 37	GND	These pins must be connected to ground.
2	39	DVcc	Digital Supply Pin. Voltage ranges from 2.7 V to 5.5 V.
3	2	FAULT	Fault Alert. This pin is asserted low when an open circuit is detected between $I_{OUT}$ and GND or an overtemperature is detected. The FAULT pin is an open-drain output and
6	5	CLEAR	must be connected to DV <sub>cc</sub> through a pull-up resistor (typically 10 k $\Omega$ ). Active High Input. Asserting this pin sets the output current to the zero-scale value,
0		CLEAN	which is either 0 mA or 4 mA, depending on the output range programmed, that is, 0 mA to 20 mA, 0 mA to 24 mA, or 4 mA to 20 mA.
7	6	LATCH	Positive Edge Sensitive Latch. A rising edge parallel loads the input shift register data into the relevant register. In the case of the data register, the output current is also updated.
8	7	SCLK	Serial Clock Input. Data is clocked into the input shift register on the rising edge of SCLK. This operates at clock speeds of up to 30 MHz.
9	8	SDIN	Serial Data Input. Data must be valid on the rising edge of SCLK.
10	9	SDO	Serial Data Output. This pin is used to clock data from the device in daisy-chain or readback mode. Data is clocked out on the falling edge of SCLK. See Figure 3 and Figure 4.
11	12, 13	GND	Ground Reference Pin.
13	16	Rset	An external, precision, low drift 15 k $\Omega$ current setting resistor can be connected to this pin to improve the overall performance of the device. See the Specifications and AD5410/AD5420 Features sections.
14	17	REFOUT	Internal Reference Voltage Output. $V_{REFOUT} = 5 V \pm 5 mV$ at $T_A = 25^{\circ}C$ . Typical temperature drift is 1.8 ppm/°C.
15	18	REFIN	External Reference Voltage Input. $V_{REFIN} = 5 V \pm 50 \text{ mV}$ for specified performance.
16	23	DV <sub>cc</sub> SELECT	This pin, when connected to GND, disables the internal supply, and an external supply must be connected to the $DV_{CC}$ pin. Leave this pin unconnected to enable the internal supply. See the AD5410/AD5420 Features section.
17, 23	1, 10, 11, 19, 20, 21, 22, 24, 30, 31, 32, 33, 34, 35, 38, 40	NC	Do not connect to these pins.

TSSOP Pin No.	LFCSP Pin No.	Mnemonic	Description
18	25	R3 <sub>sense</sub>	The voltage measured between this pin and the BOOST pin is directly proportional to the output current and can be used as a monitor/feedback feature. This should be used as a voltage sense output only; current should not be sourced from this pin. See the AD5410/AD5420 Features section.
19	26	lout	Current Output Pin.
20	27	BOOST	Optional External Transistor Connection. Connecting an external transistor reduces the power dissipated in the AD5410/AD5420. See the AD5410/AD5420 Features section.
21	28	CAP1	Connection for Optional Output Filtering Capacitor. See the AD5410/AD5420 Features section.
22	29	CAP2	Connection for Optional Output Filtering Capacitor. See the AD5410/AD5420 Features section. Also HART Input Connection, see Device Features Section.
24	36	AV <sub>DD</sub>	Positive Analog Supply Pin. Voltage ranges from 10.8 V to 40 V.
25 (EPAD)	41 (EPAD)	Exposed pad	Ground Reference Connection. It is recommended that the exposed pad be thermally connected to a copper plane for enhanced thermal performance.

# **TYPICAL PERFORMANCE CHARACTERISTICS**






Figure 7. Integral Nonlinearity Error vs. Code








Figure 9. Total Unadjusted Error vs. Code





Figure 10. Integral Nonlinearity Error vs. Temperature, Internal RSET










Figure 12. Differential Nonlinearity Error vs. Temperature


### **Data Sheet**






















Figure 18. Differential Nonlinearity Error vs. AVDD, External RSET




Figure 19. Differential Nonlinearity Error vs. AV<sub>DD</sub>, Internal R<sub>SET</sub>





Figure 20. Total Unadjusted Error vs. AV<sub>DD</sub>, External R<sub>SET</sub>










Figure 22. Compliance Voltage Headroom vs. Temperature









Figure 24. Output Current vs. Time on Output Enable

# **Data Sheet**






Figure 28. Reference Turn-on Transient




Figure 29. Reference Noise (0.1 Hz to 10 Hz Bandwidth)




Figure 30. Reference Noise (100 kHz Bandwidth)

9

07027-049

134 07027-




Figure 36. 4 mA to 20 mA Output Current Step

### TERMINOLOGY

### Relative Accuracy or Integral Nonlinearity (INL)

For the DAC, relative accuracy, or integral nonlinearity (INL), is a measure of the maximum deviation, in % FSR, from a straight line passing through the endpoints of the DAC transfer function. A typical INL vs. code plot is shown in Figure 7.

### Differential Nonlinearity (DNL)

Differential nonlinearity (DNL) is the difference between the measured change and the ideal 1 LSB change between any two adjacent codes. A specified differential nonlinearity of  $\pm$ 1 LSB maximum ensures monotonicity. This DAC is guaranteed monotonic by design. A typical DNL vs. code plot can be seen in Figure 8.

### Total Unadjusted Error (TUE)

Total unadjusted error (TUE) is a measure of the output error taking all the various errors into account, namely INL error, offset error, gain error, and output drift over supplies and temperature. TUE is expressed in % FSR. A typical TUE vs. code plot can be seen in Figure 9.

### Monotonicity

A DAC is monotonic if the output either increases or remains constant for increasing digital input code. The AD5410/AD5420 are monotonic over their full operating temperature range.

### **Full-Scale Error**

Full-scale error is a measure of the output error when full-scale code is loaded to the data register. Ideally, the output should be full-scale – 1 LSB. Full-scale error is expressed as a percentage of the full-scale range (% FSR).

### Full-Scale Error Temperature Coefficient (TC)

This is a measure of the change in full-scale error with changes in temperature. Full-scale error TC is expressed in ppm FSR/°C.

### **Gain Error**

This is a measure of the span error of the DAC. It is the deviation in slope of the DAC transfer characteristic from the ideal expressed in % FSR. A plot of gain error vs. temperature can be seen in Figure 15.

### Gain Error Temperature Coefficient (TC)

This is a measure of the change in gain error with changes in temperature. Gain error TC is expressed in ppm FSR/°C.

### **Current Loop Compliance Voltage**

This is the maximum voltage at the  $I_{OUT}$  pin for which the output current is equal to the programmed value.

### Power Supply Rejection Ratio (PSRR)

PSRR indicates how the output of the DAC is affected by changes in the power supply voltage.

### Voltage Reference Temperature Coefficient (TC)

Voltage reference TC is a measure of the change in the reference output voltage with a change in temperature. The voltage reference TC is calculated using the box method, which defines the TC as the maximum change in the reference output over a given temperature range, expressed in ppm/°C as follows:

$$TC = \left[\frac{V_{REFmax} - V_{REFmin}}{V_{REFnom} \times TempRange}\right] \times 10^{6}$$

where:

 $V_{REFmax}$  is the maximum reference output measured over the total temperature range.

 $V_{REFmin}$  is the minimum reference output measured over the total temperature range.

 $V_{REFnom}$  is the nominal reference output voltage, 5 V.

*TempRange* is the specified temperature range, -40°C to +85°C.

### **Reference Load Regulation**

Load regulation is the change in reference output voltage due to a specified change in load current. It is expressed in ppm/mA.

### THEORY OF OPERATION

The AD5410/AD5420 are precision digital-to-current loop output converters designed to meet the requirements of industrial process control applications. They provide a high precision, fully integrated, low cost single-chip solution for generating current loop outputs. The current ranges available are 0 mA to 20 mA, 0 mA to 24 mA, and 4 mA to 20 mA. The desired output configuration is user selectable via the control register.

### ARCHITECTURE

The DAC core architecture of the AD5410/AD5420 consists of two matched DAC sections. A simplified circuit diagram is shown in Figure 37. The four MSBs of the 12-bit or 16-bit data-word are decoded to drive 15 switches, E1 to E15. Each of these switches connects one of 15 matched resistors to either ground or the reference buffer output. The remaining 8/12 bits of the dataword drive Switch S0 to Switch S7 or Switch S0 to Switch S11 of an 8-/12-bit voltage mode R-2R ladder network.





Figure 37. DAC Ladder Structure

The voltage output from the DAC core is converted to a current (see Figure 38) that is then mirrored to the supply rail so that the application simply sees a current source output with respect to ground.



*Figure 38. Voltage-to-Current Conversion Circuitry* 

### SERIAL INTERFACE

The AD5410/AD5420 are controlled over a versatile 3-wire serial interface that operates at clock rates of up to 30 MHz. They are compatible with SPI, QSPI, MICROWIRE, and DSP standards.

### Input Shift Register

The input shift register is 24 bits wide. Data is loaded into the device MSB first as a 24-bit word under the control of a serial clock input, SCLK. Data is clocked in on the rising edge of

LSB

SCLK. The input shift register consists of eight address bits and 16 data bits, as shown in Table 6. The 24-bit word is unconditionally latched on the rising edge of LATCH. Data continues to be clocked in irrespective of the state of LATCH. On the rising edge of LATCH, the data that is present in the input shift register is latched; that is, the last 24 bits to be clocked in before the rising edge of LATCH is the data that is latched. The timing diagram for this operation is shown in Figure 2.

### **Standalone Operation**

The serial interface works with both a continuous and noncontinuous SCLK. A continuous SCLK source can be used only if LATCH is taken high after the correct number of data bits has been clocked in. In gated clock mode, a burst clock containing the exact number of clock cycles must be used, and LATCH must be taken high after the final clock to latch the data. The first rising edge of SCLK that clocks in the MSB of the dataword marks the beginning of the write cycle. Exactly 24 rising clock edges must be applied to SCLK before LATCH is brought high. If LATCH is brought high before the 24<sup>th</sup> rising SCLK edge, the data written is invalid. If more than 24 rising SCLK edges are applied before LATCH is brought high, the input data is also invalid.

### Table 6. Input Shift Register Format MSB

DB23 to DB16	DB15 to DB0
Address byte	Data-word

### Table 7. Address Byte Functions

14010 / 11144100	
Address Byte	Function
0000000	No operation (NOP)
0000001	Data register
0000010	Readback register value as per read address (see Table 8)
01010101	Control register
01010110	Reset register

### **Daisy-Chain Operation**

For systems that contain several devices, the SDO pin can be used to daisy-chain several devices together, as shown in Figure 39. This daisy-chain mode can be useful in system diagnostics and in reducing the number of serial interface lines. Daisy-chain mode is enabled by setting the DCEN bit of the control register. The first rising edge of SCLK that clocks in the MSB of the dataword marks the beginning of the write cycle. SCLK is continuously applied to the input shift register. If more than 24 clock pulses are applied, the data ripples out of the input shift register and appears on the SDO line. This data, having been clocked out on the previous falling SCLK edge, is valid on the rising edge of SCLK. By connecting the SDO of the first device to the SDIN input of the next device in the chain, a multidevice interface is constructed. Each device in the system requires 24 clock pulses. Therefore, the total number of clock cycles must equal 24 × N,

### Data Sheet

where N is the total number of AD5410/AD5420 devices in the chain. When the serial transfer to all devices is complete, LATCH is taken high. This latches the input data in each device in the daisy chain. The serial clock can be a continuous or a gated clock.

A continuous SCLK source can be used only if LATCH is taken high after the correct number of clock cycles. In gated clock mode, a burst clock containing the exact number of clock cycles must be used, and LATCH must be taken high after the final clock to latch the data. See Figure 4 for a timing diagram.




Figure 39. Daisy Chaining the AD5410/AD5420

Table 9. Input Shift Register C	ontents for a Read Operation
MSB	

#### LSB **DB18 DB17 DB23 DB22 DB21 DB20 DB19 DB16** DB15 to DB2 DB1 DB0 0 X<sup>1</sup> 0 0 0 0 0 0 1 **Read address**

 $^{1}$  X = don't care.


### **Readback Operation**


Readback mode is invoked by setting the address byte and read address as shown in Table 9 and Table 8 when writing to the input shift register. The next write to the AD5410/AD5420 should be a NOP command, which clocks out the data from the previously addressed register, as shown in Figure 3. By default, the SDO pin is disabled. After having addressed the AD5410/ AD5420 for a read operation, a rising edge on LATCH enables the SDO pin in anticipation of data being clocked out. After the data has been clocked out on SDO, a rising edge on LATCH disables (tristate) the SDO pin once again. To read back the data register, for example, the following sequence should be implemented:

- 1. Write 0x020001 to the AD5410/AD5420 input shift register. This configures the part for read mode with the data register selected.
- 2. Follow this with a second write, a NOP condition, 0x000000. During this write, the data from the data register is clocked out on the SDO line.

### Table 8. Read Address Decoding

Read Address	Function
00	Read status register
01	Read data register
10	Read control register





### **POWER-ON STATE**

Upon power-on of the AD5410/AD5420, the power-on reset circuit ensures that all registers are loaded with zero code. As such, the output is disabled (tristate). Also upon power-on, internal calibration registers are read, and the data is applied to internal calibration circuitry. For a reliable read operation, there must be sufficient voltage on the  $AV_{DD}$  supply when the read event is triggered by the DV<sub>CC</sub> power supply powering up. Powering up the  $DV_{CC}$  supply after the  $AV_{DD}$  supply ensures this. If  $DV_{CC}$ and  $AV_{\text{DD}}$  are powered up simultaneously or if the internal  $DV_{\text{CC}}$ is enabled, the supplies should be powered up at a rate greater than, typically, 500 V/sec or 24 V per 50 ms. If this cannot be achieved, simply issue a reset command to the AD5410/AD5420 after power-on. This performs a power-on reset event, reading the calibration registers and ensuring specified operation of the AD5410/AD5420.

### TRANSFER FUNCTION

For the 0 mA to 20 mA, 0 mA to 24 mA, and 4 mA to 20 mA current output ranges, the output current is respectively expressed as

$$I_{OUT} = \left[\frac{20 \text{ mA}}{2^{N}}\right] \times D$$
$$I_{OUT} = \left[\frac{24 \text{ mA}}{2^{N}}\right] \times D$$
$$I_{OUT} = \left[\frac{16 \text{ mA}}{2^{N}}\right] \times D + 4 \text{ mA}$$

where:

*D* is the decimal equivalent of the code loaded to the DAC. *N* is the bit resolution of the DAC.

### **DATA REGISTER**

The data register is addressed by setting the address byte of the input shift register to 0x01. The data to be written to the data register is entered in Position DB15 to Position DB4 for the AD5410 and in Position DB15 to Position DB0 for the AD5420, as shown in Table 12 and Table 13, respectively

### **CONTROL REGISTER**

The control register is addressed by setting the address byte of the input shift register to 0x55. The data to be written to the control register is entered in Position DB15 to Position DB0, as shown in Table 14. The control register bit functions are described in Table 10.

	Jointi of Register Dit Functions
Bit	Description
REXT	Setting this bit selects the external current setting resistor. See the AD5410/AD5420 Features section for further details. When using an external current setting resistor, it is recommended to only set REXT when also setting the OUTEN bit. Alternately, REXT can be set before the OUTEN bit is set, but the range (see Table 11) must be changed on the write in which the output is enabled. See Figure 40 for best practice.
OUTEN	Output enable. This bit must be set to enable the output.
SR Clock	Digital slew rate control. See the AD5410/AD5420 Features section.
SR Step	Digital slew rate control. See the AD5410/AD5420 Features section.
SREN	Digital slew rate control enable.
DCEN	Daisy-chain enable.
R2, R1, R0	Output range select. See Table 11.

### Table 10. Control Register Bit Functions

#### Table 11. Output Range Options

R2	R1	RO	Output Range Selected
1	0	1	4 mA to 20 mA current range
1	1	0	0 mA to 20 mA current range
1	1	1	0 mA to 24 mA current range

LSB

LSB

### Table 12. Programming the AD5410 Data Register

MSB

DB15	DB14	DB13	DB12	DB11	DB10	DB9	DB8	DB7	DB6	DB5	DB4	DB3	DB2	DB1	DB0
	12-bit data-word									<b>X</b> <sup>1</sup>	X <sup>1</sup>	<b>X</b> <sup>1</sup>	X <sup>1</sup>		

 $^{1}$  X = don't care.

#### Table 13. Programming the AD5420 Data Register

MSB															LSB
DB15	DB14	DB13	DB12	DB11	DB10	DB9	DB8	DB7	DB6	DB5	DB4	DB3	DB2	DB1	DB0
						16-bi	t data-w	vord							

#### Table 14. Programming the Control Register

MSB

DB15	DB14	DB13	DB12	DB11	DB10	DB9	DB8	DB7	DB6	DB5	DB4	DB3	DB2	DB1	DB0
0	0	REXT	OUTEN	SR clock					SR step		SREN	DCEN	R2	R1	R0

### **RESET REGISTER**

The reset register is addressed by setting the address byte of the input shift register to 0x56. The reset register contains a single reset bit at Position DB0, as shown in Table 16. Writing a logic high to this bit performs a reset operation, restoring the part to its power-on state.

### **STATUS REGISTER**

The status register is a read-only register. The status register bit functionality is shown in Table 15 and Table 17.

#### Table 16. Programming the Reset Register

MSB				-											LSB
DB15	DB14	DB13	DB12	DB11	DB10	DB9	DB8	DB7	DB6	DB5	DB4	DB3	DB2	DB1	DB0
						Reserv	/ed								Reset

Table 17. Decoding the Status Register

MSB															LSB
DB15	DB14	DB13	DB12	DB11	DB10	DB9	DB8	DB7	DB6	DB5	DB4	DB3	DB2	DB1	DB0
					Rese	rved							IOUT fault	Slew active	Overtemp

### **Table 15. Status Register Bit Functions**

Bit	Description
Iout Fault	This bit is set if a fault is detected on the lout pin.
Slew Active	This bit is set while the output value is slewing (slew rate control enabled).
Overtemp	This bit is set if the AD5410/AD5420 core temperature exceeds approximately 150°C.

# AD5410/AD5420 FEATURES

The AD5410/AD5420 are equipped with a FAULT pin, which is an open-drain output allowing several AD5410/AD5420 devices to be connected together to one pull-up resistor for global fault detection. The FAULT pin is forced active by any one of the following fault scenarios:

- The voltage at IOUT attempts to rise above the compliance range, due to an open-loop circuit or insufficient power supply voltage. The IOUT current is controlled by a PMOS transistor and internal amplifier, as shown in Figure 38. The internal circuitry that develops the fault output avoids using a comparator with window limits because this requires an actual output error before the FAULT output becomes active. Instead, the signal is generated when the internal amplifier in the output stage has less than approximately 1 V of remaining drive capability (when the gate of the output PMOS transistor nearly reaches ground). Thus, the FAULT output activates slightly before the compliance limit is reached. Because the comparison is made within the feedback loop of the output amplifier, the output accuracy is maintained by its open-loop gain and an output error does not occur before the FAULT output becomes active.
- If the core temperature of the AD5410/AD5420 exceeds approximately 150°C.

The  $I_{OUT}$  fault and overtemp bits of the status register are used in conjunction with the FAULT pin to inform the user which fault condition caused the FAULT pin to be asserted. See Table 17 and Table 15.

### **ASYNCHRONOUS CLEAR (CLEAR)**

CLEAR is an active high clear that clears the current output to the bottom of its programmed range. It is necessary to maintain CLEAR high for a minimum amount of time (see Figure 2) to complete the operation. When the CLEAR signal is returned low, the output remains at the cleared value. The preclear value can be restored by pulsing the LATCH signal low without clocking any data. A new value cannot be programmed until the CLEAR pin is returned low.

### INTERNAL REFERENCE

The AD5410/AD5420 contain an integrated +5 V voltage reference with initial accuracy of ±5 mV maximum and a temperature drift coefficient of 10 ppm/°C maximum. The reference voltage is buffered and externally available for use elsewhere within the system. See Figure 34 for a load regulation graph of the integrated reference.

### **EXTERNAL CURRENT SETTING RESISTOR**

In Figure 38,  $R_{SET}$  is an internal sense resistor as part of the voltage-to-current conversion circuitry. The stability of the output current over temperature is dependent on the stability of the value of  $R_{SET}$ . An external precision 15 k $\Omega$  low drift resistor can be connected from the  $R_{SET}$  pin of the AD5410/AD5420 to ground; this improves the overall performance of the AD5410/AD5420. The external resistor is selected via the control register. See Table 14.

### **DIGITAL POWER SUPPLY**

By default, the  $DV_{CC}$  pin accepts a power supply of 2.7 V to 5.5 V. Alternatively, via the  $DV_{CC}$  SELECT pin, an internal 4.5 V power supply can be output on the  $DV_{CC}$  pin for use as a digital power supply for other devices in the system or as a termination for pull-up resistors. This facility offers the advantage of not having to bring a digital supply across an isolation barrier. The internal power supply is enabled by leaving the  $DV_{CC}$  SELECT pin unconnected. To disable the internal supply,  $DV_{CC}$  SELECT should be tied to 0 V.  $DV_{CC}$  is capable of supplying up to 5 mA of current. See Figure 27 for a load regulation graph.

### **EXTERNAL BOOST FUNCTION**

The addition of an external boost transistor, as shown in Figure 41, reduces the power dissipated in the AD5410/AD5420 by reducing the current flowing in the on-chip output transistor (dividing it by the current gain of the external circuit). A discrete NPN transistor with a breakdown voltage,  $BV_{CEO}$ , greater than 40 V can be used.

The external boost capability allows the AD5410/AD5420 to be used at the extremes of the supply voltage, load current, and temperature range. The boost transistor can also be used to reduce the amount of temperature-induced drift in the part. This minimizes the temperature-induced drift of the on-chip voltage reference, which improves drift and linearity.




Figure 41. External Boost Configuration

The AD5410/AD54120 contain a CAP2 pin, into which a HART signal can be coupled. The HART signal appears on the current output if the output is enabled. To achieve a 1 mA peak-to-peak current, the signal amplitude at the CAP2 pin must be 48 mV peak-to-peak. Assuming that the modem output amplitude is 500 mV peak-to-peak, its output must be attenuated by 500/48 = 10.42. If this voltage is used, the current output should meet the HART amplitude specifications. Figure 42 shows the recommended circuit for attenuating and coupling in the HART signal.




Figure 42. Coupling HART Signal

In determining the absolute values of the capacitors, ensure that the FSK output from the modem is passed undistorted. Thus, the bandwidth presented to the modem output signal must pass 1200 Hz and 2200 Hz frequencies. The recommended values are C1 = 2.2 nF and C2 = 22 nF. Digitally controlling the slew rate of the output is necessary to meet the analog rate of change requirements for HART.

### **DIGITAL SLEW RATE CONTROL**

The slew rate control feature of the AD5410/AD5420 allows the user to control the rate at which the output current changes. With the slew rate control feature disabled, the output current changes at a rate of approximately 16 mA in 10 µs (see Figure 36). This varies with load conditions. To reduce the slew rate, enable the slew rate control feature. With the feature enabled via the SREN bit of the control register (see Table 14), the output, instead of slewing directly between two values, steps digitally at a rate defined by two parameters accessible via the control register, as shown in Table 14. The parameters are SR clock and SR step. SR clock defines the rate at which the digital slew is updated, SR step defines by how much the output value changes at each update. Both parameters together define the rate of change of the output current. Table 18 and Table 19 outline the range of values for both the SR clock and SR step parameters. Figure 43 shows the output current changing for ramp times of 10 ms, 50 ms, and 100 ms.

Table 18. Slew Rate Update Clock Values

Tuble 10. Shew Rate Opulle Older Values		
SR Clock	Update Clock Frequency (Hz)	
0000	257,730	
0001	198,410	
0010	152,440	
0011	131,580	
0100	115,740	
0101	69,440	
0110	37,590	
0111	25,770	
1000	20,160	
1001	16,030	
1010	10,290	
1011	8280	
1100	6900	
1101	5530	
1110	4240	
1111	3300	

Table 19.	Slew	Rate Ster	Size	Options

Slew Rate Step Size Options	8
AD5410 Step Size (LSB)	AD5420 Step Size (LSB)
1/16	1
1/8	2
1/4	4
1/2	8
1	16
2	32
4	64
8	128
	K = 0xA, SR STEP = 0x7 K = 0x8, SR STEP = 0x5
0 0 10 20 30 40 50 60 TIME (ms)	70 80 90 100 110
	AD5410 Step Size (LSB)       1/16       1/8       1/4       1/2       1       2       4       8       T <sub>A</sub> = 25°C AV <sub>DD</sub> = 24V R <sub>LOAD</sub> = 300Ω       -10ms RAMP, SR CLOCH -50ms RAMP, SR CLOCH -50ms RAMP, SR CLOCH -100ms RAMP, SR CLOCH -100ms RAMP, SR CLOCH -100ms RAMP, SR CLOCH -100ms RAMP, SR CLOCH       0     0     10     20     30     40     50     60

Figure 43. Output Current Slewing Under Control of the Digital Slew Rate Control Feature

### **Data Sheet**

# AD5410/AD5420

The time it takes for the output current to slew over a given output range can be expressed as follows:

Slew Time =

Step Size × Update Clock Frequency × LSB Size

where:

*Slew Time* is expressed in seconds. *Output Change* is expressed in amps.

When the slew rate control feature is enabled, all output changes change at the programmed slew rate. If the CLEAR pin is asserted, the output slews to the zero-scale value at the programmed slew rate. The output can be halted at its current value with a write to the control register. To avoid halting the output slew, the slew active bit can be read to check that the slew has completed before writing to any of the AD5410/ AD5420 registers (see Table 17). The update clock frequency for any given value is the same for all output ranges. The step size, however, varies across output ranges for a given value of step size because the LSB size is different for each output range. Table 20 shows the range of programmable slew times for a full-scale change on any of the output ranges. The values in Table 20 were obtained using Equation 1. The digital slew rate control feature results in a staircase formation on the current output, as shown in Figure 47. Figure 47 also shows how the staircase can be removed by connecting capacitors to the CAP1 and CAP2 pins, as described in the I<sub>OUT</sub> Filtering Capacitors section.

Table 20. Programmable Slew Time	<b>Values in Seconds for a Full-Scale</b>	Change on Any Output Range
----------------------------------	---	----------------------------

		Step Size (LSBs)						
Update Clock Frequency (Hz)	1	2	4	8	16	32	64	128
257,730	0.25	0.13	0.06	0.03	0.016	0.008	0.004	0.0020
198,410	0.33	0.17	0.08	0.04	0.021	0.010	0.005	0.0026
152,440	0.43	0.21	0.11	0.05	0.027	0.013	0.007	0.0034
131,580	0.50	0.25	0.12	0.06	0.031	0.016	0.008	0.0039
115,740	0.57	0.28	0.14	0.07	0.035	0.018	0.009	0.0044
69,440	0.9	0.47	0.24	0.12	0.06	0.03	0.015	0.007
37,590	1.7	0.87	0.44	0.22	0.11	0.05	0.03	0.014
25,770	2.5	1.3	0.64	0.32	0.16	0.08	0.04	0.020
20,160	3.3	1.6	0.81	0.41	0.20	0.10	0.05	0.025
16,030	4.1	2.0	1.0	0.51	0.26	0.13	0.06	0.03
10,290	6.4	3.2	1.6	0.80	0.40	0.20	0.10	0.05
8280	7.9	4.0	2.0	1.0	0.49	0.25	0.12	0.06
6900	9.5	4.8	2.4	1.2	0.59	0.30	0.15	0.07
5530	12	5.9	3.0	1.5	0.74	0.37	0.19	0.09
4240	15	7.7	3.9	1.9	0.97	0.48	0.24	0.12
3300	20	9.9	5.0	2.5	1.24	0.62	0.31	0.16

### Iout FILTERING CAPACITORS

Capacitors can be placed between CAP1 and  $AV_{DD}$ , and CAP2 and  $AV_{DD}$ , as shown in Figure 44.




Figure 44. IOUT Filtering Capacitors

The capacitors form a filter on the current output circuitry, as shown in Figure 45, reducing the bandwidth and the slew rate of the output current. Figure 46 shows the effect the capacitors have on the slew rate of the output current. To achieve significant reductions in the rate of change, very large capacitor values are required, which may not be suitable in some applications. In this case, the digital slew rate control feature should be used. The capacitors can be used in conjunction with the digital slew rate control feature as a means of smoothing out the steps caused by the digital code increments, as shown in Figure 47.




Figure 45. IOUT Filter Circuitry




Figure 46. Slew Controlled 4 mA to 20 mA Output Current Step Using External Capacitors on the CAP1 and CAP2 Pins




Figure 47. Smoothing Out the Steps Caused by the Digital Slew Rate Control Feature

### FEEDBACK/MONITORING OF OUTPUT CURRENT

For feedback or monitoring of the output current value, a sense resistor can be placed in series with the  $I_{OUT}$  output pin and the voltage drop across it measured. As well as being an additional component, the resistor increases the compliance voltage required. An alternative method is to use a resistor that is already in place. R3 is such a resistor and is internal to the

AD5410/AD5420, as shown in Figure 48. By measuring the voltage between the R3<sub>SENSE</sub> and BOOST pins, the value of the output current can be calculated as follows:

$$I_{OUT} = \frac{V_{R3}}{R3} - I_{BIAS} \tag{2}$$

where:

 $V_{R3}$  is the voltage drop across R3 measured between the R3<sub>SENSE</sub> and BOOST pins

 $I_{BIAS}$  is a constant bias current flowing through R3 with a typical value of 444  $\mu$ A.

R3 is the resistance value of resistor R3 with a typical value of 40  $\Omega$ .




Figure 48. Structure of Current Output Circuit

### **Data Sheet**

R3 and I<sub>BIAS</sub> both have a tolerance of  $\pm 10\%$  and a temperature coefficient of 30 ppm/°C. Connecting to R3<sub>SENSE</sub> rather than AV<sub>DD</sub> avoids incorporating into R3 internal metal connections that have large temperature coefficients and result in large errors. See Figure 49 for a plot of R3 vs. ambient temperature and Figure 50 for a plot of R3 vs. output current.




Figure 50. R3 Resistor Value vs. IOUT

To eliminate errors due to the tolerances of R3 and  $I_{\text{BIAS}}$ , a twomeasurement calibration can be performed as the following example illustrates:

- 1. Progam code 0x1000 and measure  $I_{OUT}$  and  $V_{R3}$ . In this example, the measured values are  $I_{OUT} = 1.47965 \text{ mA}$  $V_{R3} = 79.55446 \text{ mV}$
- 2. Program Code 0xF000 and measure  $I_{OUT}$  and  $V_{R3}$  again. The measured values this time are  $I_{OUT} = 22.46754 \text{ mA}$  $V_{R3} = 946.39628 \text{ mV}$

Using this information and Equation 2, two simultaneous equations can be generated from which the values of R3 and I<sub>BLAS</sub> can be calculated as follows:

$$I_{OUT} = \frac{V_{R3}}{R3} - I_{BIAS}$$
$$\Rightarrow I_{BIAS} = \frac{V_{R3}}{R3} - I_{OUT}$$

Simultaneous Equation 1

$$I_{BIAS} = \frac{0.07955446}{R3} - 0.00147965$$

Simultaneous Equation 2

$$I_{BIAS} = \frac{0.94639628}{R3} - 0.02246754$$

From these two equations,

$$R3 = 41.302 \ \Omega \text{ and } I_{BIAS} = 446.5 \ \mu\text{A}$$

And Equation 2 becomes


$$I_{OUT} = \frac{V_{R3}}{41.302} - 446.5\mu A$$


### APPLICATIONS INFORMATION DRIVING INDUCTIVE LOADS

When driving inductive or poorly defined loads, connect a 0.01  $\mu$ F capacitor between I<sub>OUT</sub> and GND. This ensures stability with loads beyond 50 mH. There is no maximum capacitance limit. The capacitive component of the load may cause slower settling. Alternatively, the capacitor can be connected from CAP1 and/or CAP2 to AV<sub>DD</sub> to reduce the slew rate of the current. The digital slew rate control feature may also prove useful in this situation.

### TRANSIENT VOLTAGE PROTECTION

The AD5410/AD5420 contain ESD protection diodes that prevent damage from normal handling. The industrial control environment can, however, subject I/O circuits to much higher transients. To protect the AD5410/AD5420 from excessively high voltage transients, external power diodes and a surge current limiting resistor may be required, as shown in Figure 51. The constraint on the resistor value is that during normal operation, the output level at IOUT must remain within its voltage compliance limit of  $AV_{DD}$  – 2.5 V, and the two protection diodes and resistor must have appropriate power ratings. Further protection can be provided with transient voltage suppressors (TVS), or transorbs. These are available as both unidirectional suppressors (protect against positive high voltage transients) and bidirectional suppressors (protect against both positive and negative high voltage transients) and are available in a wide range of standoff and breakdown voltage ratings. It is recommended that all field connected nodes be protected.





### LAYOUT GUIDELINES

In any circuit where accuracy is important, careful consideration of the power supply and ground return layout helps to ensure the rated performance. The printed circuit board (PCB) on which the AD5410/AD5420 are mounted should be designed so that the analog and digital sections are separated and confined to certain areas of the board. If the AD5410/AD5420 are in a system where multiple devices require an AGND-to-DGND connection, the connection should be made at one point only. The star ground point should be established as close as possible to the device.

The AD5410/AD5420 should have ample supply bypassing of 10  $\mu F$  in parallel with 0.1  $\mu F$  on each supply, located as close to the package as possible, ideally right up against the device. The 10  $\mu F$  capacitors are the tantalum bead type. The 0.1  $\mu F$ 


capacitor should have low effective series resistance (ESR) and low effective series inductance (ESI), such as the common ceramic types, which provide a low impedance path to ground at high frequencies to handle transient currents due to internal logic switching.

The power supply lines of the AD5410/AD5420 should use as large a trace as possible to provide low impedance paths and to reduce the effects of glitches on the power supply line. Fastswitching signals such as clocks should be shielded with digital ground to avoid radiating noise to other parts of the board and should never be run near the reference inputs. A ground line routed between the SDIN and SCLK lines helps reduce crosstalk between them (not required on a multilayer board that has a separate ground plane, but separating the lines helps). It is essential to minimize noise on the REFIN line because noise can couple through to the DAC output.

Avoid crossover of digital and analog signals. Traces on opposite sides of the board should run at right angles to each other. This reduces the effects of feedthrough on the board. A microstrip technique is by far the best method but is not always possible with a double-sided board. In this technique, the component side of the board is dedicated to the ground plane, and signal traces are placed on the solder side.

### GALVANICALLY ISOLATED INTERFACE

In many process control applications, it is necessary to provide an isolation barrier between the controller and the unit being controlled to protect and isolate the controlling circuitry from any hazardous common-mode voltages that may occur. The *i*Coupler\* family of products from Analog Devices, Inc., provides voltage isolation in excess of 2.5 kV. The serial loading structure of the AD5410/AD5420 is ideal for isolated interfaces because the number of interface lines is kept to a minimum. Figure 52 shows a 4-channel isolated interface to the AD5410/ AD5420 using an ADuM1400. For further information, visit www.analog.com/icouplers.



### **MICROPROCESSOR INTERFACING**

Microprocessor interfacing to the AD5410/AD5420 is via a serial bus that uses a protocol compatible with microcontrollers and DSP processors. The communication channel is a 3-wire (minimum) interface consisting of a clock signal, a data signal, and a latch signal. The AD5410/AD5420 require a 24-bit data-word with data valid on the rising edge of SCLK.

For all interfaces, the DAC output update is initiated on the rising edge of LATCH. The contents of the registers can be read using the readback function.

### THERMAL AND SUPPLY CONSIDERATIONS

The AD5410/AD5420 are designed to operate at a maximum junction temperature of 125°C. It is important that the device not be operated under conditions that cause the junction temperature to exceed this value. Excessive junction temperature can occur if the AD5410/AD5420 are operated from the maximum AV<sub>DD</sub>, while driving the maximum current (24 mA) directly to ground. In this case, the ambient temperature should be controlled or AV<sub>DD</sub> should be reduced.

At the maximum ambient temperature of 85°C, the 24-lead TSSOP can dissipate 1.14 W, and the 40-Lead LFCSP can dissipate 1.21 W.

To ensure that the junction temperature does not exceed 125°C while driving the maximum current of 24 mA directly into ground (also adding an on-chip current of 4 mA), AV<sub>DD</sub> should be reduced from the maximum rating to ensure that the package is not required to dissipate more power than previously stated (see Table 21, Figure 53, and Figure 54).




Figure 53. Maximum Power Dissipation vs. Ambient Temperature




Figure 54. Maximum Supply Voltage vs. Ambient Temperature

Consideration	TSSOP	LFCSP
Maximum Allowed Power Dissipation When Operating at an Ambient Temperature of 85°C	$\frac{T_J \max - T_A}{\Theta_{JA}} = \frac{125 - 85}{35} = 1.14 \text{ W}$	$\frac{T_J \max - T_A}{\Theta_{JA}} = \frac{125 - 85}{33} = 1.21 \text{ W}$
Maximum Allowed Ambient Temperature When Operating from a Supply of 40 V/60 V and Driving 24 mA Directly to Ground	$T_J \text{ max } - P_D \times \Theta_{JA} = 125 - (40 \times 0.028) \times 35 = 86^{\circ} \text{ C}$	$T_J \max - P_D \times \Theta_{JA} = 125 - (60 \times 0.028) \times 33 = 70^{\circ} \text{ C}$
Maximum Allowed Supply Voltage When Operating at an Ambient Temperature of 85°C and Driving 24 mA Directly to Ground	$\frac{T_J \text{ max } -T_A}{AI_{DD} \times \Theta_{JA}} = \frac{125 - 85}{0.028 \times 35} = 40 \text{ V}$	$\frac{T_J \text{ max } - T_A}{AI_{DD} \times \Theta_{JA}} = \frac{125 - 85}{0.028 \times 33} = 43 \text{ V}$

### Table 21. Thermal and Supply Considerations

# INDUSTRIAL, HART COMPATIBLE ANALOG OUTPUT APPLICATION

Many industrial control applications have requirements for accurately controlled current output signals, and the AD5410/ AD5420 are ideal for such applications. Figure 55 shows the AD5410/AD5420 in a circuit design for an output module specifically for use in an industrial control application. The design provides for a HART-enabled current output, with the HART capability provided by the AD5700/AD5700-1 HART modem, the industry's lowest power and smallest footprint HART-compliant IC modem. For additional space-savings, the AD5700-1 offers a 0.5% precision internal oscillator. The HART\_OUT signal from the AD5700 is attenuated and ac-coupled into the CAP2 pin of the AD5420. Further information on this configuration can be found in Application Note AN-1065.An alternative method of coupling the HART signal into the RSET pin (only applicable of the external RSET is used), is available in Circuit Note CN-0270. Use of either configuration results in the AD5700 HART modem output modulating the 4 mA to 20 mA analog current without affecting the dc level of the current. This circuit adheres to the HART physical layer specifications as defined by the HART Communication Foundation.

The module is powered from a field supply of 24 V. This supplies  $AV_{DD}$  directly. For transient overvoltage protection, transient voltage suppressors (TVS) are placed on both the  $I_{OUT}$  and field

supply connections. A 24 V TVS is placed on the  $I_{\rm OUT}$  connection, and a 36 V TVS is placed on the field supply input. For added protection, clamping diodes are connected from the  $I_{\rm OUT}$  pin to the AV\_{DD} and GND power supply pins. The recommended external band-pass filter for the AD5700 HART modem includes a 150 k $\Omega$  resistor, which limits current to a sufficiently low level to adhere to intrinsic safety requirements. In this case, the input has higher transient voltage protection and should, therefore, not require additional protection circuitry, even in the most demanding of industrial environments.

Isolation between the AD5410/AD5420 and the backplane circuitry is provided with the ADuM1400 and ADuM1200 *i*Coupler digital isolators; further information on *i*Coupler products is available at www.analog.com/icouplers. The internally generated digital power supply of the AD5410/ AD5420 powers the field side of the digital isolators, removing the need to generate a digital power supply on the field side of the isolation barrier. The AD5410/AD5420 digital supply out-put supplies up to 5 mA, which is more than enough to supply the 2.8 mA requirement of the ADuM1400 and ADuM1200 operating at a logic signal frequency of up to 1 MHz. To reduce the number of isolators required, nonessential signals such as CLEAR can be connected to GND and FAULT, and SDO can be left unconnected, reducing the isolation requirements to just three signals. Doing so, however, disables the fault alert features of the part.




Figure 55. AD5410/AD5420 in an Industrial Analog Output Application

# **OUTLINE DIMENSIONS**




Figure 57. 40-Lead Lead Frame Chip Scale Package [LFCSP\_V 6 mm × 6 mm Body, Very Thin Quad (CP-40-1) Dimensions shown in millimeters

### **ORDERING GUIDE**

Model <sup>1</sup>	Temperature Range	Resolution	TUE	Package Description	Package Option
AD5410AREZ	-40°C to +85°C	12 Bits	0.3% Max	24-Lead TSSOP_EP	RE-24
AD5410AREZ-REEL7	-40°C to +85°C	12 Bits	0.3% Max	24-Lead TSSOP_EP	RE-24
AD5410ACPZ-REEL	-40°C to +85°C	12 Bits	0.3% Max	40-Lead LFCSP_VQ	CP-40-1
AD5410ACPZ-REEL7	-40°C to +85°C	12 Bits	0.3% Max	40-Lead LFCSP_VQ	CP-40-1
AD5420AREZ	-40°C to +85°C	16 Bits	0.15% Max	24-Lead TSSOP_EP	RE-24
AD5420AREZ-REEL7	-40°C to +85°C	16 Bits	0.15% Max	24-Lead TSSOP_EP	RE-24
AD5420ACPZ-REEL	-40°C to +85°C	16 Bits	0.15% Max	40-Lead LFCSP_VQ	CP-40-1
AD5420ACPZ-REEL7	-40°C to +85°C	16 Bits	0.15% Max	40-Lead LFCSP_VQ	CP-40-1
EVAL-AD5420EBZ				Evaluation Board	

 $^{1}$  Z = RoHS Compliant Part.

# NOTES

# NOTES

# NOTES



www.analog.com

©2009–2013 Analog Devices, Inc. All rights reserved. Trademarks and registered trademarks are the property of their respective owners. D07027-0-3/13(E)