

# 16-Bit, 1.5 LSB INL, 500 kSPS PulSAR™ Differential ADC in MSOP/QFN

# AD7688

#### FEATURES

16-bit resolution with no missing codes Throughput: 500 kSPS INL: ±0.4 LSB typ, ±1.5 LSB max (±23 ppm of FSR) Dynamic range: 96.5 dB SNR: 95.5 dB @ 20 kHz THD: -118 dB @ 20 kHz True differential analog input range ±V<sub>REF</sub> **0 V to VREF with VREF up to VDD on both inputs** No pipeline delay Single-supply 5 V operation with 1.8 V/2.5 V/3 V/5 V logic interface Serial interface SPI®/QSPI™/MICROWIRE™/DSP-compatible **Daisy-chain multiple ADCs and BUSY indicator Power dissipation** 3.75 mW @ 5 V/100 kSPS 3.75 uW @ 5 V/100 SPS Standby current: 1 nA 10-lead MSOP (MSOP-8 size) and 3 mm × 3 mm QFN (LFCSP) (SOT-23 size) Pin-for-pin compatible with AD7685, AD7686, and AD7687

#### **APPLICATIONS**

Battery-powered equipment Data acquisitions Instrumentation Medical instruments Process controls





Figure 1. Integral Nonlinearity vs. Code

#### APPLICATION DIAGRAM



#### Table 1. MSOP, QFN (LFCSP)/SOT-23 16-Bit PulSAR ADC

Туре	100 kSPS	250 kSPS	500 kSPS
True Differential	AD7684	AD7687	AD7688
Pseudo	AD7683	AD7685	AD7686
Differential/Unipolar		AD7694	
Unipolar	AD7680		

#### **GENERAL DESCRIPTION**

The AD7688 is a 16-bit, charge redistribution, successive approximation, analog-to-digital converter (ADC) that operates from a single 5 V power supply, VDD. It contains a low power, high speed, 16-bit sampling ADC with no missing codes, an internal conversion clock, and a versatile serial interface port. The part also contains a low noise, wide bandwidth, short aperture delay track-and-hold circuit. On the CNV rising edge, it samples the voltage difference between IN+ and IN– pins. The voltages on these pins usually swing in opposite phase between 0 V and REF. The reference voltage, REF, is applied externally and can be set up to the supply voltage.

Its power scales linearly with throughput.

The SPI-compatible serial interface also features the ability, using the SDI input, to daisy-chain several ADCs on a single, 3-wire bus and provides an optional BUSY indicator. It is compatible with 1.8 V, 2.5 V, 3 V, or 5 V logic, using the separate supply VIO.

The AD7688 is housed in a 10-lead MSOP or a 10-lead QFN (LFCSP) with operation specified from  $-40^{\circ}$ C to  $+85^{\circ}$ C.

#### Rev. A

Information furnished by Analog Devices is believed to be accurate and reliable. However, no responsibility is assumed by Analog Devices for its use, nor for any infringements of patents or other rights of third parties that may result from its use. Specifications subject to change without notice. No license is granted by implication or otherwise under any patent or patent rights of Analog Devices. Trademarks and registered trademarks are the property of their respective owners.

# TABLE OF CONTENTS

Features 1
Applications1
Application Diagram1
General Description
Revision History 2
Specifications
Timing Specifications
Absolute Maximum Ratings
Thermal Resistance
ESD Caution
Pin Configuration and Function Descriptions7
Terminology
Typical Performance Characteristics
Circuit Information12
Converter Operation12
Typical Connection Diagram13
Analog Input14

### **REVISION HISTORY**

2/11—Rev. 0 to Rev. A	
Deleted QFN in Development Note	. Throughout
Changes to Table 5	6
Added Thermal Resistance Section and Table 6	6
Changes to Figure 6 and Table 7	7
Updated Outline Dimensions	
Changes to Ordering Guide	

### 4/05—Revision 0: Initial Version

Driver Amplifier Choice	15
Single-to-Differential Driver	15
Voltage Reference Input	15
Power Supply	15
Supplying the ADC from the Reference	16
Digital Interface	16
CS MODE 3-Wire, No BUSY Indicator	17
$\overline{\text{CS}}$ Mode 3-Wire with BUSY Indicator	18
CS Mode 4-Wire, No BUSY Indicator	19
$\overline{\text{CS}}$ Mode 4-Wire with BUSY Indicator	20
Chain Mode, No BUSY Indicator	
Chain Mode with BUSY Indicator	22
Application Hints	23
Layout	23
Evaluating the AD7688's Performance	23
Outline Dimensions	24
Ordering Guide	25

### **SPECIFICATIONS**

VDD = 4.5 V to 5.5 V, VIO = 2.3 V to VDD,  $V_{REF} = VDD$ ,  $T_A = -40^{\circ}C$  to  $+85^{\circ}C$ , unless otherwise noted.

#### Table 2.

Parameter	Conditions	Min	Тур	Max	Unit	
RESOLUTION		16			Bits	
ANALOG INPUT						
Voltage Range	IN+-IN-	-V <sub>REF</sub>		$+V_{REF}$	V	
Absolute Input Voltage	IN+, IN–	-0.1		V <sub>REF</sub> + 0.1	V	
Common-Mode Input Range	IN+, IN–	0	$V_{\text{REF}}/2$	$V_{REF}/2 + 0.1$	V	
Analog Input CMRR	$f_{IN} = 250 \text{ kHz}$		65		dB	
Leakage Current at 25°C	Acquisition phase		1		nA	
Input Impedance		See	the Analog	g Input section		
ACCURACY						
No Missing Codes		16			Bits	
Differential Linearity Error		-1	±0.4	+1	LSB <sup>1</sup>	
Integral Linearity Error		-1.5	±0.4	+1.5	LSB	
Transition Noise	REF = VDD = 5 V		0.4		LSB	
Gain Error <sup>2</sup> , T <sub>MIN</sub> to T <sub>MAX</sub>			±2	±6	LSB	
Gain Error Temperature Drift			±0.3		ppm/°C	
Zero Error <sup>2</sup> , T <sub>MIN</sub> to T <sub>MAX</sub>			±0.1	±1.6	mV	
Zero Temperature Drift			±0.3		ppm/°C	
Power Supply Sensitivity	$VDD = 5V \pm 5\%$		±0.05		LSB	
THROUGHPUT						
Conversion Rate		0		500	kSPS	
Transient Response	Full-scale step			400	ns	
AC ACCURACY						
Dynamic Range	$V_{REF} = 5 V$	95.8	96.5		dB <sup>3</sup>	
Signal-to-Noise	$f_{IN} = 20 \text{ kHz}, V_{REF} = 5 \text{ V}$	94	95.5		dB	
	$f_{IN} = 20 \text{ kHz}, V_{REF} = 5 \text{ V}$		92.5		dB	
Spurious-Free Dynamic Range	$f_{IN} = 20 \text{ kHz}$		-118		dB	
Total Harmonic Distortion	$f_{IN} = 20 \text{ kHz}$		-118		dB	
Signal-to-(Noise + Distortion)	$f_{IN} = 20 \text{ kHz}, V_{REF} = 5 \text{ V}$	93.5	95		dB	
	$f_{\text{IN}}$ = 20 kHz, $V_{\text{REF}}$ = 5 V, $-60~\text{dB}$ input		36.5		dB	
Intermodulation Distortion <sup>4</sup>			115		dB	

<sup>1</sup> LSB means least significant bit. With the ±5 V input range, one LSB is 152.6 μV. <sup>2</sup> See the Terminology section. These specifications do include full temperature range variation but do not include the error contribution from the external reference. <sup>3</sup>All specifications in dB are referred to a full-scale input FS. Tested with an input signal at 0.5 dB below full-scale, unless otherwise specified. <sup>4</sup> f<sub>IN1</sub> = 21.4 kHz, f<sub>IN2</sub> = 18.9 kHz, each tone at -7 dB below full-scale.

VDD = 4.5 V to 5.5 V, VIO = 2.3 V to VDD,  $V_{REF}$  = VDD,  $T_A$  = -40°C to +85°C, unless otherwise noted.

#### Table 3.

Parameter	Conditions	Min	Тур	Max	Unit
REFERENCE					
Voltage Range		0.5		VDD + 0.3	V
Load Current	500 kSPS, REF = 5 V		100		μA
SAMPLING DYNAMICS					
–3 dB Input Bandwidth			9		MHz
Aperture Delay	VDD = 5 V		2.5		ns
DIGITAL INPUTS					
Logic Levels					
VIL		-0.3		$+0.3 \times VIO$	V
VIH		$0.7 \times \text{VIO}$		VIO + 0.3	V
lı∟		-1		+1	μΑ
Ін		-1		+1	μA
DIGITAL OUTPUTS					
Data Format		Seria	al 16 bits twos	complement	
Pipeline Delay				lable immediately	
		af	ter completed	conversion	
Vol	I <sub>SINK</sub> = +500 μA			0.4	V
V <sub>OH</sub>	$I_{SOURCE} = -500 \ \mu A$	VIO – 0.3			V
POWER SUPPLIES					
VDD	Specified performance	4.5		5.5	V
VIO	Specified performance	2.3		VDD + 0.3	V
VIO Range		1.8		VDD + 0.3	V
Standby Current <sup>1, 2</sup>	VDD and VIO = 5 V, $25^{\circ}$ C		1	50	nA
Power Dissipation	VDD = 5 V, 100 SPS throughput		3.75		μW
	VDD = 5 V, 100 kSPS throughput		3.75	4.3	mW
	VDD = 5 V, 500 kSPS throughput			21.5	mW
TEMPERATURE RANGE <sup>3</sup>					
Specified Performance	T <sub>MIN</sub> to T <sub>MAX</sub>	-40		+85	°C

<sup>1</sup> With all digital inputs forced to VIO or GND as required.
<sup>2</sup> During acquisition phase.
<sup>3</sup> Contact sales for extended temperature range.

### TIMING SPECIFICATIONS

-40°C to +85°C, VDD = 4.5 V to 5.5 V, VIO = 2.3 V to 5.5 V or VDD + 0.3 V, whichever is the lowest, unless otherwise stated.

See Figure 3 and Figure 4 for load conditions.

Parameter	Symbol	Min	Тур	Max	Unit
Conversion Time: CNV Rising Edge to Data Available	<b>t</b> CONV	0.5		1.6	μs
Acquisition Time	t <sub>ACQ</sub>	400			ns
Time Between Conversions	tcyc	2			μs
CNV Pulse Width ( $\overline{CS}$ Mode)	t <sub>cnvh</sub>	10			ns
SCK Period ( CS Mode )	t <sub>sck</sub>	15			ns
SCK Period ( Chain Mode )	tscк				
VIO Above 4.5 V		17			ns
VIO Above 3 V		18			ns
VIO Above 2.7 V		19			ns
VIO Above 2.3 V		20			ns
SCK Low Time	tscĸ∟	7			ns
SCK High Time	t <sub>scкн</sub>	7			ns
SCK Falling Edge to Data Remains Valid	t <sub>HSDO</sub>	5			ns
SCK Falling Edge to Data Valid Delay	t <sub>DSDO</sub>				
VIO Above 4.5 V				14	ns
VIO Above 3 V				15	ns
VIO Above 2.7 V				16	ns
VIO Above 2.3 V				17	ns
CNV or SDI Low to SDO D15 MSB Valid (CS Mode)	t <sub>EN</sub>				
VIO Above 4.5 V				15	ns
VIO Above 2.7 V				18	ns
VIO Above 2.3 V				22	ns
CNV or SDI High or Last SCK Falling Edge to SDO High Impedance (CS Mode)	t <sub>DIS</sub>			25	ns
SDI Valid Setup Time from CNV Rising Edge (CS Mode)	<b>t</b> ssdicnv	15			ns
SDI Valid Hold Time from CNV Rising Edge ( $\overline{CS}$ Mode)	thsdicnv	0			ns
SCK Valid Setup Time from CNV Rising Edge (Chain Mode)	tssckcnv	5			ns
SCK Valid Hold Time from CNV Rising Edge (Chain Mode)	<b>t</b> HSCKCNV	5			ns
SDI Valid Setup Time from SCK Falling Edge (Chain Mode)	<b>t</b> ssdisck	3			ns
SDI Valid Hold Time from SCK Falling Edge (Chain Mode)	<b>t</b> hsdisck	4			ns
SDI High to SDO High (Chain Mode with BUSY indicator)	tdsdosdi				
VIO Above 4.5 V				15	ns
VIO Above 2.3 V				26	ns

### **ABSOLUTE MAXIMUM RATINGS**

#### Table 5.

Parameter	Rating
Analog Inputs	
$IN+^{1}$ , $IN-^{1}$	GND – 0.3 V to VDD + 0.3 V or ±130 mA
REF	GND - 0.3 V to VDD + 0.3 V
Supply Voltages	
VDD, VIO to GND	–0.3 V to +7 V
VDD to VIO	±7 V
Digital Inputs to GND	-0.3 V to VIO + 0.3 V
Digital Outputs to GND	-0.3 V to VIO + 0.3 V
Storage Temperature Range	–65°C to +150°C
Junction Temperature	150°C
Lead Temperature Range	JEDEC J-STD-20

<sup>1</sup> See the Analog Input section.

Stresses above those listed under Absolute Maximum Ratings may cause permanent damage to the device. This is a stress rating only; functional operation of the device at these or any other conditions above those indicated in the operational section of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

### THERMAL RESISTANCE

 $\theta_{JA}$  is specified for the worst-case conditions, that is, a device soldered in a circuit board for surface-mount packages.

#### Table 6. Thermal Resistance

Package Type	θ <sub>JA</sub>	οισ	Unit
10-Lead QFN (LFCSP)	48.7	2.96	°C
10-Lead MSOP	200	44	°C

#### **ESD CAUTION**



**ESD** (electrostatic discharge) sensitive device. Charged devices and circuit boards can discharge without detection. Although this product features patented or proprietary protection circuitry, damage may occur on devices subjected to high energy ESD. Therefore, proper ESD precautions should be taken to avoid performance degradation or loss of functionality.




Figure 3. Load Circuit for Digital Interface Timing




Figure 4. Voltage Levels for Timing

# **PIN CONFIGURATION AND FUNCTION DESCRIPTIONS**






Figure 5. 10-Lead MSOP Pin Configuration

#### Table 7. Pin Function Descriptions

Pin No.	Mnemonic	Type <sup>1</sup>	Function
1	REF	AI	Reference Input Voltage. The REF range is from 0.5 V to VDD. It is referred to the GND pin. This pin should be decoupled closely to the pin with a 10 $\mu$ F capacitor.
2	VDD	Р	Power Supply.
3	IN+	AI	Differential Positive Analog Input.
4	IN-	AI	Differential Negative Analog Input.
5	GND	Р	Power Supply Ground.
6	CNV	DI	Convert Input. This input has multiple functions. On its leading edge, it initiates the conversions and selects the interface mode, chain or CS. In CS mode, it enables the SDO pin when low. In chain mode, the data should be read when CNV is high.
7	SDO	DO	Serial Data Output. The conversion result is output on this pin. It is synchronized to SCK.
8	SCK	DI	Serial Data Clock Input. When the part is selected, the conversion result is shifted out by this clock.
9	SDI	DI	Serial Data Input. This input provides multiple features. It selects the interface mode of the ADC as follows: Chain mode is selected if SDI is low during the CNV rising edge. In this mode, SDI is used as a data input to daisy-chain the conversion results of two or more ADCs onto a single SDO line. The digital data level on SDI is output on SDO with a delay of 16 SCK cycles.
			CS mode is selected if SDI is high during the CNV rising edge. In this mode, either SDI or CNV can enable the serial output signals when low, and if SDI or CNV is low when the conversion is complete, the BUSY indicator feature is enabled.
10	VIO	Р	Input/Output Interface Digital Power. Nominally at the same supply as the host interface (1.8 V, 2.5 V, 3 V, or 5 V).
	EPAD	N/A	For the LFCSP package only, the exposed paddle must be connected to GND.

 $^{1}AI = Analog Input, DI = Digital Input, DO = Digital Output, P = Power, and N/A = not applicable.$ 

### TERMINOLOGY

### Integral Nonlinearity Error (INL)

It refers to the deviation of each individual code from a line drawn from negative full scale through positive full scale. The point used as negative full scale occurs ½ LSB before the first code transition. Positive full scale is defined as a level 1½ LSB beyond the last code transition. The deviation is measured from the middle of each code to the true straight line (Figure 25).

#### Differential Nonlinearity Error (DNL)

In an ideal ADC, code transitions are 1 LSB apart. DNL is the maximum deviation from this ideal value. It is often specified in terms of resolution for which no missing codes are guaranteed.

### Zero Error

It is the difference between the ideal midscale voltage, that is, 0 V, from the actual voltage producing the midscale output code, that is, 0 LSB.

### Gain Error

The first transition (from  $100 \dots 00$  to  $100 \dots 01$ ) should occur at a level ½ LSB above nominal negative full scale (-4.999924 V for the ±5 V range). The last transition (from 011...10 to 011...11) should occur for an analog voltage 1½ LSB below the nominal full scale (+4.999771 V for the ±5 V range.) The gain error is the deviation of the difference between the actual level of the last transition and the actual level of the first transition from the difference between the ideal levels.

#### Spurious-Free Dynamic Range (SFDR)

SFDR is the difference, in decibels (dB), between the rms amplitude of the input signal and the peak spurious signal.

### Effective Number of Bits (ENOB)

ENOB is a measurement of the resolution with a sine wave input. It is related to S/(N+D) by the following formula

 $ENOB = (S/[N + D]_{dB} - 1.76)/6.02$ 

and is expressed in bits.

### **Total Harmonic Distortion (THD)**

THD is the ratio of the rms sum of the first five harmonic components to the rms value of a full-scale input signal and is expressed in dB.

### **Dynamic Range**

It is the ratio of the rms value of the full scale to the total rms noise measured with the inputs shorted together. The value for dynamic range is expressed in dB.

### Signal-to-Noise Ratio (SNR)

SNR is the ratio of the rms value of the actual input signal to the rms sum of all other spectral components below the Nyquist frequency, excluding harmonics and dc. The value for SNR is expressed in dB.

### Signal-to-(Noise + Distortion) Ratio (S/[N+D])

S/(N+D) is the ratio of the rms value of the actual input signal to the rms sum of all other spectral components below the Nyquist frequency, including harmonics but excluding dc. The value for S/(N+D) is expressed in dB.

### Aperture Delay

Aperature delay is the measure of the acquisition performance. It is the time between the rising edge of the CNV input and when the input signal is held for a conversion.

#### **Transient Response**

It is the time required for the ADC to accurately acquire its input after a full-scale step function was applied.

600

29

02973-010

02973-011

0

0

76

65535

POSITIVE DNL = +0.37LSB

NEGATIVE DNL = -0.21LSB

49152

0

75

VDD = REF = 5V

32768

CODE


124933

73

136187

74

CODE IN HEX



### **TYPICAL PERFORMANCE CHARACTERISTICS**

Figure 9. FFT Plot

FREQUENCY (kHz)

150

175 200

100 125

-160

-180

0 25 50 75

Rev. A | Page 9 of 28

02973-

250

225

91

90

-10

-8

-6

INPUT LEVEL (dB) Figure 12. SNR vs. Input Level

-4

-2









Figure 13. SNR, S/(N + D), and ENOB vs. Reference Voltage




















Figure 19. Operating Currents vs. Supply




Figure 20. Power-Down Currents vs. Temperature




Figure 21. Operating Currents vs. Temperature




Figure 22. Offset and Gain Error vs. Temperature




Figure 23. t<sub>DSDO</sub> Delay vs. Capacitance Load and Supply




Figure 24. ADC Simplified Schematic

### **CIRCUIT INFORMATION**

The AD7688 is a fast, low power, single-supply, precise 16-bit ADC using a successive approximation architecture.

The AD7688 is capable of converting 500,000 samples per second (500 kSPS) and powers down between conversions. When operating at 100 SPS, for example, it consumes 3.75  $\mu$ W typically, ideal for battery-powered applications.

The AD7688 provides the user with an on-chip track-and-hold and does not exhibit any pipeline delay or latency, making it ideal for multiple multiplexed channel applications.

The AD7688 is specified from 4.5 V to 5.5 V and can be interfaced to any of the 1.8 V to 5 V digital logic family. It is housed in a 10-lead MSOP or a tiny 10-lead QFN (LFCSP) that combines space savings and allows flexible configurations.

It is pin-for-pin-compatible with the AD7685, AD7686, and AD7687.

### **CONVERTER OPERATION**

The AD7688 is a successive approximation ADC based on a charge redistribution DAC. Figure 24 shows the simplified schematic of the ADC. The capacitive DAC consists of two identical arrays of 16 binary weighted capacitors, which are connected to the two comparator inputs.

During the acquisition phase, terminals of the array tied to the comparator's input are connected to GND via SW+ and SW-. All independent switches are connected to the analog inputs. Thus, the capacitor arrays are used as sampling capacitors and acquire the analog signal on the IN+ and IN- inputs. When the acquisition phase is complete and the CNV input goes high, a conversion phase is initiated. When the conversion phase begins, SW+ and SW- are opened first. The two capacitor arrays are then disconnected from the inputs and connected to the GND input. Therefore, the differential voltage between the inputs IN+ and IN- captured at the end of the acquisition phase is applied to the comparator inputs, causing the comparator to become unbalanced. By switching each element of the capacitor array between GND and REF, the comparator input varies by binary weighted voltage steps ( $V_{REF}/2$ ,  $V_{REF}/4$  ...  $V_{REF}/65536$ ). The control logic toggles these switches, starting with the MSB, in order to bring the comparator back into a balanced condition. After the completion of this process, the part returns to the acquisition phase and the control logic generates the ADC output code and a BUSY signal indicator.

Because the AD7688 has an on-board conversion clock, the serial clock, SCK, is not required for the conversion process.

#### **Transfer Functions**

The ideal transfer characteristic for the AD7688 is shown in Figure 25 and Table 8.

### **TYPICAL CONNECTION DIAGRAM**

Figure 26 shows an example of the recommended connection diagram for the AD7688 when multiple supplies are available.




Figure 25. ADC Ideal Transfer Function

Table 8. Output Codes and Ideal Input Voltages

Description	Analog Input V <sub>REF</sub> = 5 V	Digital Output Code Hexa
FSR – 1 LSB	+4.999847 V	7FFF <sup>1</sup>
Midscale + 1 LSB	+152.6 μV	0001
Midscale	0 V	0000
Midscale – 1 LSB	–152.6 μV	FFFF
–FSR + 1 LSB	-4.999847 V	8001
–FSR	-5 V	8000 <sup>2</sup>

 $^{\rm l.}$  This is also the code for an overranged analog input (V\_{IN+} - V\_{IN-} above  $V_{\text{REF}} - V_{\text{GND}}$ ).

 $V_{\text{GND}}).$   $^2$  This is also the code for an underranged analog input (V\_{IN+} - V\_{IN-} below  $-V_{\text{REF}}$  +  $V_{\text{GND}}).$ 




Figure 26. Typical Application Diagram with Multiple Supplies

### **ANALOG INPUT**

Figure 27 shows an equivalent circuit of the input structure of the AD7688.

The two diodes, D1 and D2, provide ESD protection for the analog inputs IN+ and IN-. Care must be taken to ensure that the analog input signal never exceeds the supply rails by more than 0.3 V because this causes these diodes to begin to forward-bias and start conducting current. These diodes can handle a forward-biased current of 130 mA maximum. For instance, these conditions could eventually occur when the input buffer's (U1) supplies are different from VDD. In such a case, an input buffer with a short-circuit current limitation can be used to protect the part.





Figure 27. Equivalent Analog Input Circuit

The analog input structure allows the sampling of the true differential signal between IN+ and IN–. By using these differential inputs, signals common to both inputs are rejected, as shown in Figure 28, which represents the typical CMRR over frequency.



During the acquisition phase, the impedance of the analog inputs (IN+ or IN–) can be modeled as a parallel combination of capacitor,  $C_{PIN}$ , and the network formed by the series connection of  $R_{IN}$  and  $C_{IN}$ .  $C_{PIN}$  is primarily the pin capacitance.  $R_{IN}$  is typically 600  $\Omega$  and is a lumped component made up of some serial resistors and the on resistance of the switches.  $C_{IN}$  is typically 30 pF and is mainly the ADC sampling capacitor. During the conversion phase, where the switches are opened, the input impedance is limited to  $C_{PIN}$ .  $R_{IN}$  and  $C_{IN}$  make a 1-pole, low-pass filter that reduces undesirable aliasing effects and limits the noise.

When the source impedance of the driving circuit is low, the AD7688 can be driven directly. Large source impedances significantly affect the ac performance, especially total harmonic distortion (THD). The dc performances are less sensitive to the input impedance. The maximum source impedance depends on the amount of THD that can be tolerated. The THD degrades as a function of the source impedance and the maximum input frequency, as shown in Figure 29.




Figure 29. THD vs. Analog Input Frequency and Source Resistance

### **DRIVER AMPLIFIER CHOICE**

Although the AD7688 is easy to drive, the driver amplifier needs to meet the following requirements:

The noise generated by the driver amplifier needs to be kept as low as possible in order to preserve the SNR and transition noise performance of the AD7688. Note that the AD7688 has a noise much lower than most of the other 16-bit ADCs and, therefore, can be driven by a noisier op amp while preserving the same or better system performance. The noise coming from the driver is filtered by the AD7688 analog input circuit 1-pole, low-pass filter made by R<sub>IN</sub> and C<sub>IN</sub> or by the external filter, if one is used. Because the typical noise of the AD7688 is 53 µV rms, the SNR degradation due to the amplifier is

$$SNR_{LOSS} = 20\log\left(\frac{53}{\sqrt{53^2 + \frac{\pi}{2}f_{-3dB}(Ne_N)^2}}\right)$$

where:

 $f_{_{3dB}}$  is the input bandwidth in MHz of the AD7688 (9 MHz) or the cutoff frequency of the input filter, if one is used.

*N* is the noise gain of the amplifier (for example, +1 in buffer configuration).

 $e_N$  is the equivalent input noise voltage of the op amp, in nV/ $\sqrt{\rm Hz}.$ 


- For ac applications, the driver should have a THD performance commensurate with the AD7688. Figure 18 shows the THD vs. frequency that the driver should exceed.
- For multichannel multiplexed applications, the driver amplifier and the AD7688 analog input circuit must settle for a full-scale step onto the capacitor array at a 16-bit level (0.0015%, 15 ppm). In the amplifier's data sheet, settling at 0.1% to 0.01% is more commonly specified. This could differ significantly from the settling time at a 16-bit level and should be verified prior to driver selection.

#### Table 9. Recommended Driver Amplifiers

Amplifier	Typical Application
AD8021	Very low noise and high frequency
AD8022	Low noise and high frequency
OP184	Low power, low noise, and low frequency
AD8605, AD8615	5 V single-supply, low power
AD8519	Small, low power and low frequency
AD8031	High frequency and low power

### SINGLE-TO-DIFFERENTIAL DRIVER

For applications using a single-ended analog signal, either bipolar or unipolar, a single-ended-to-differential driver allows for a differential input into the part. The schematic is shown in Figure 30. When provided a single-ended input signal, this configuration produces a differential  $\pm V_{REF}$  with midscale at  $V_{REF}/2$ .



### **VOLTAGE REFERENCE INPUT**

The AD7688 voltage reference input, REF, has a dynamic input impedance and should therefore be driven by a low impedance source with efficient decoupling between the REF and GND pins, as explained in the Layout section.

When REF is driven by a very low impedance source, for example, a reference buffer using the AD8031 or the AD8605, a 10  $\mu F$  (X5R, 0805 size) ceramic chip capacitor is appropriate for optimum performance.


If an unbuffered reference voltage is used, the decoupling value depends on the reference used. For instance, a 22  $\mu$ F (X5R, 1206 size) ceramic chip capacitor is appropriate for optimum performance using a low temperature drift ADR43x reference.

If desired, smaller reference decoupling capacitor values down to 2.2  $\mu F$  can be used with a minimal impact on performance, especially DNL.


Regardless, there is no need for an additional lower value ceramic decoupling capacitor (for example, 100 nF) between the REF and GND pins.

### **POWER SUPPLY**

The AD7688 is specified at 4.5 V to 5.5 V. It has, unlike other low voltage converters, a low enough noise to design a 16-bit resolution system with low supply and respectable performance. It uses two power supply pins: a core supply VDD and a digital input/output interface supply VIO. VIO allows direct interface with any logic between 1.8 V and VDD. To reduce the supplies needed, the VIO and VDD can be tied together. The AD7688 is independent of power supply sequencing between VIO and VDD. Additionally, it is very insensitive to power supply variations over a wide frequency range, as shown in Figure 31, which represents PSRR over frequency.



The AD7688 powers down automatically at the end of each conversion phase and, therefore, the power scales linearly with the sampling rate, as shown in Figure 32. This makes the part ideal for low sampling rate (even a few Hz) and low batterypowered applications.



### SUPPLYING THE ADC FROM THE REFERENCE

For simplified applications, the AD7688, with its low operating current, can be supplied directly using the reference circuit shown in Figure 33. The reference line can be driven by either:

- The system power supply directly.
- A reference voltage with enough current output capability, such as the ADR43x.
- A reference buffer, such as the AD8031, which can also filter the system power supply, as shown in Figure 33.




Figure 33. Example of Application Circuit

### **DIGITAL INTERFACE**

Though the AD7688 has a reduced number of pins, it offers flexibility in its serial interface modes.

The AD7688, when in  $\overline{\text{CS}}$  mode, is compatible with SPI, QSPI, digital hosts, and DSPs, e.g., Blackfin\* ADSP-BF53x or ADSP-219x. This interface can use either 3-wire or 4-wire. A 3-wire interface using the CNV, SCK, and SDO signals minimizes wiring connections useful, for instance, in isolated applications. A 4-wire interface using the SDI, CNV, SCK, and SDO signals allows CNV, which initiates the conversions, to be independent of the readback timing (SDI). This is useful in low jitter sampling or simultaneous sampling applications.

The AD7688, when in chain mode, provides a daisy chain feature using the SDI input for cascading multiple ADCs on a single data line similar to a shift register.

The mode in which the part operates depends on the SDI level when the CNV rising edge occurs. The  $\overline{CS}$  mode is selected if SDI is high and the chain mode is selected if SDI is low. The SDI hold time is such that when SDI and CNV are connected together, the chain mode is always selected.

In either mode, the AD7688 offers the flexibility to optionally force a start bit in front of the data bits. This start bit can be used as a BUSY signal indicator to interrupt the digital host and trigger the data reading. Otherwise, without a BUSY indicator, the user must time out the maximum conversion time prior to readback.

The BUSY indicator feature is enabled as:


- In the  $\overline{\text{CS}}$  mode, if CNV or SDI is low when the ADC conversion ends (Figure 37 and Figure 41).
- In the chain mode, if SCK is high during the CNV rising edge (Figure 45).

### **CS MODE 3-WIRE, NO BUSY INDICATOR**

This mode is usually used when a single AD7688 is connected to an SPI-compatible digital host. The connection diagram is shown in Figure 34 and the corresponding timing is given in Figure 35.

With SDI tied to VIO, a rising edge on CNV initiates a conversion, selects the  $\overline{CS}$  mode, and forces SDO to high impedance. Once a conversion is initiated, it continues to completion irrespective of the state of CNV. For instance, it could be useful to bring CNV low to select other SPI devices, such as analog multiplexers, but CNV must be returned high before the minimum conversion time and held high until the maximum conversion time to avoid the generation of the BUSY signal indicator. When the conversion is complete, the AD7688 enters the acquisition phase and powers down. When CNV goes low, the MSB is output onto SDO. The remaining data bits are then clocked by subsequent SCK falling edges. The data is valid on both SCK edges. Although the rising edge can be used

to capture the data, a digital host using the SCK falling edge allows a faster reading rate provided it has an acceptable hold time. After the 16th SCK falling edge or when CNV goes high, whichever is earlier, SDO returns to high impedance.



gure 34. <sup>CS</sup> Mode 3-Wire, No BUSY Indicato Connection Diagram (SDI High)




Figure 35. CS Mode 3-Wire, No BUSY Indicator Serial Interface Timing (SDI High)

### **CS MODE 3-WIRE WITH BUSY INDICATOR**


This mode is usually used when a single AD7688 is connected to an SPI-compatible digital host having an interrupt input.


The connection diagram is shown in Figure 36 and the corresponding timing is given in Figure 37.

With SDI tied to VIO, a rising edge on CNV initiates a conversion, selects the  $\overline{CS}$  mode, and forces SDO to high impedance. SDO is maintained in high impedance until the completion of the conversion irrespective of the state of CNV. Prior to the minimum conversion time, CNV could be used to select other SPI devices, such as analog multiplexers, but CNV must be returned low before the minimum conversion time and held low until the maximum conversion time to guarantee the generation of the BUSY signal indicator. When the conversion is complete, SDO goes from high impedance to low. With a pull-up on the SDO line, this transition can be used as an interrupt signal to initiate the data reading controlled by the digital host. The AD7688 then enters the acquisition phase and powers down. The data bits are then clocked out, MSB first, by subsequent SCK falling edges. The data is valid on both SCK edges. Although the rising edge can be used to capture the data,

a digital host using the SCK falling edge allows a faster reading rate provided it has an acceptable hold time. After the optional 17th SCK falling edge, or when CNV goes high, whichever is earlier, SDO returns to high impedance.

If multiple AD7688s are selected at the same time, the SDO output pin handles this contention without damage or induced latch-up. Meanwhile, it is recommended to keep this contention as short as possible to limit extra power dissipation.








Figure 37. CS Mode 3-Wire with BUSY Indicator Serial Interface Timing (SDI High)

### **CS MODE 4-WIRE, NO BUSY INDICATOR**

This mode is usually used when multiple AD7688s are connected to an SPI-compatible digital host.

A connection diagram example using two AD7688s is shown in Figure 38 and the corresponding timing is given in Figure 39.

With SDI high, a rising edge on CNV initiates a conversion, selects the  $\overline{\text{CS}}$  mode, and forces SDO to high impedance. In this mode, CNV must be held high during the conversion phase and the subsequent data readback (if SDI and CNV are low, SDO is driven low). Prior to the minimum conversion time, SDI could be used to select other SPI devices, such as analog multiplexers, but SDI must be returned high before the minimum conversion

time and held high until the maximum conversion time to avoid the generation of the BUSY signal indicator. When the conversion is complete, the AD7688 enters the acquisition phase and powers down. Each ADC result can be read by bringing low its SDI input which consequently outputs the MSB onto SDO. The remaining data bits are then clocked by subsequent SCK falling edges. The data is valid on both SCK edges. Although the rising edge can be used to capture the data, a digital host using the SCK falling edge allows a faster reading rate provided it has an acceptable hold time. After the 16th SCK falling edge, or when SDI goes high, whichever is earlier, SDO returns to high impedance and another AD7688 can be read.




Figure 38. CS Mode 4-Wire, No BUSY Indicator Connection Diagram




Figure 39. CS Mode 4-Wire, No BUSY Indicator Serial Interface Timing

### **CS MODE 4-WIRE WITH BUSY INDICATOR**

This mode is usually used when a single AD7688 is connected to an SPI-compatible digital host, which has an interrupt input, and it is desired to keep CNV, which is used to sample the analog input, independent of the signal used to select the data reading. This requirement is particularly important in applications where low jitter on CNV is desired.

The connection diagram is shown in Figure 40 and the corresponding timing is given in Figure 41.

With SDI high, a rising edge on CNV initiates a conversion, selects the  $\overline{\text{CS}}$  mode, and forces SDO to high impedance. In this mode, CNV must be held high during the conversion phase and the subsequent data readback (if SDI and CNV are low, SDO is driven low). Prior to the minimum conversion time, SDI could be used to select other SPI devices, such as analog multiplexers, but SDI must be returned low before the minimum conversion time and held low until the maximum conversion time to guarantee the generation of the BUSY signal indicator. When the conversion is complete, SDO goes from high impedance to low. With a pull-up on the SDO line, this transition can be used

as an interrupt signal to initiate the data readback controlled by the digital host. The AD7688 then enters the acquisition phase and powers down. The data bits are then clocked out, MSB first, by subsequent SCK falling edges. The data is valid on both SCK edges. Although the rising edge can be used to capture the data, a digital host using the SCK falling edge allows a faster reading rate provided it has an acceptable hold time. After the optional 17th SCK falling edge, or SDI going high, whichever is earlier, the SDO returns to high impedance.




Figure 40. CS Mode 4-Wire with BUSY Indicator Connection Diagram




Figure 41. CS Mode 4-Wire with BUSY Indicator Serial Interface Timing

### **CHAIN MODE, NO BUSY INDICATOR**

This mode can be used to daisy-chain multiple AD7688s on a 3wire serial interface. This feature is useful for reducing component count and wiring connections, for example, in isolated multiconverter applications or for systems with a limited interfacing capacity. Data readback is analogous to clocking a shift register.

A connection diagram example using two AD7688s is shown in Figure 42 and the corresponding timing is given in Figure 43.

When SDI and CNV are low, SDO is driven low. With SCK low, a rising edge on CNV initiates a conversion, selects the chain mode, and disables the BUSY indicator. In this mode, CNV is held high during the conversion phase and the subsequent data readback. When the conversion is complete, the MSB is output onto SDO and the AD7688 enters the acquisition phase and powers down. The remaining data bits stored in the internal shift register are then clocked by subsequent SCK falling edges. For each ADC, SDI feeds the input of the internal shift register and is clocked by the SCK falling edge. Each ADC in the chain outputs its data MSB first, and  $16 \times N$  clocks are required to readback the N ADCs. The data is valid on both SCK edges. Although the rising edge can be used to capture the data, a digital host using the SCK falling edge allows a faster reading rate and, consequently more AD7688s in the chain, provided the digital host has an acceptable hold time. The maximum conversion rate may be reduced due to the total readback time. For instance, with a 3 ns digital host set-up time and 3 V interface, up to four AD7688s running at a conversion rate of 360 kSPS can be daisy-chained on a 3-wire port.




Figure 42. Chain Mode, No BUSY Indicator Connection Diagram




Figure 43. Chain Mode, No BUSY Indicator Serial Interface Timing

### **CHAIN MODE WITH BUSY INDICATOR**

This mode can also be used to daisy-chain multiple AD7688s on a 3-wire serial interface while providing a BUSY indicator. This feature is useful for reducing component count and wiring connections, for example, in isolated multiconverter applications or for systems with a limited interfacing capacity. Data readback is analogous to clocking a shift register.

A connection diagram example using three AD7688s is shown in Figure 44 and the corresponding timing is given in Figure 45.

When SDI and CNV are low, SDO is driven low. With SCK high, a rising edge on CNV initiates a conversion, selects the chain mode, and enables the BUSY indicator feature. In this mode, CNV is held high during the conversion phase and the subsequent data readback. When all ADCs in the chain have completed their conversions, the nearend ADC (ADC C in

Figure 44) SDO is driven high. This transition on SDO can be used as a BUSY indicator to trigger the data readback controlled by the digital host. The AD7688 then enters the acquisition phase and powers down. The data bits stored in the internal shift register are then clocked out, MSB first, by subsequent SCK falling edges. For each ADC, SDI feeds the input of the internal shift register and is clocked by the SCK falling edge. Each ADC in the chain outputs its data MSB first, and  $16 \times N +$ 1 clocks are required to readback the N ADCs. Although the rising edge can be used to capture the data, a digital host using the SCK falling edge allows a faster reading rate and consequently more AD7688s in the chain, provided the digital host has an acceptable hold time. For instance, with a 3 ns digital host setup time and 3 V interface, up to four AD7688s running at a conversion rate of 360 kSPS can be daisy-chained to a single 3-wire port.




Figure 44. Chain Mode with BUSY Indicator Connection Diagram




Figure 45. Chain Mode with BUSY Indicator Serial Interface Timing

# APPLICATION HINTS

The printed circuit board that houses the AD7688 should be designed so that the analog and digital sections are separated and confined to certain areas of the board. The pinout of the AD7688, with all its analog signals on the left side and all its digital signals on the right side, eases this task.

Avoid running digital lines under the device because these couple noise onto the die, unless a ground plane under the AD7688 is used as a shield. Fast switching signals, such as CNV or clocks, should never run near analog signal paths. Crossover of digital and analog signals should be avoided

At least one ground plane should be used. It could be common or split between the digital and analog sections. In the latter case, the planes should be joined underneath the AD7688s.

The AD7688 voltage reference input REF has a dynamic input impedance and should be decoupled with minimal parasitic inductances. This is done by placing the reference decoupling ceramic capacitor close to, and ideally right up against, the REF and GND pins and connecting it with wide, low impedance traces.

Finally, the power supplies VDD and VIO of the AD7688 should be decoupled with ceramic capacitors (typically 100 nF) placed close to the AD7688 and connected using short and wide traces to provide low impedance paths and reduce the effect of glitches on the power supply lines.

An example of layout following these rules is shown in Figure 46 and Figure 47.

### **EVALUATING THE AD7688'S PERFORMANCE**

Other recommended layouts for the AD7688 are outlined in the documentation of the evaluation board for the AD7688 (EVAL-AD7688). The evaluation board package includes a fully assembled and tested evaluation board, documentation, and software for controlling the board from a PC via the EVAL-CONTROL BRD3.




Figure 46. Example of Layout of the AD7688 (Top Layer)





Figure 47. Example of Layout of the AD7688 (Bottom Layer)

### **OUTLINE DIMENSIONS**



### **ORDERING GUIDE**

	Integral		Transport Media,	Package	Package	
Model <sup>1, 2, 3</sup>	Nonlinearity	Temperature Range	Quantity	Description	Option	Branding
AD7688BRMZ	±1.5 LSB max	-40°C to +85°C	Tube, 50	10-Lead MSOP	RM-10	C3K
AD7688BRMZRL7	±1.5 LSB max	–40°C to +85°C	Reel, 1,000	10-Lead MSOP	RM-10	C3K
AD7688BCPZRL	±1.5 LSB max	–40°C to +85°C	Reel, 5,000	10-Lead QFN (LFCSP_WD)	CP-10-9	#C04
AD7688BCPZRL7	±1.5 LSB max	–40°C to +85°C	Reel, 1,500	10-Lead QFN (LFCSP_WD)	CP-10-9	#C04
EVAL-AD7688CBZ				Evaluation Board		
EVAL-CONTROL BRD2Z				Controller Board		
EVAL-CONTROL BRD3Z				Controller Board		

<sup>1</sup> Z = RoHS Compliant Part, # denotes RoHS compliant product, may be top or bottom marked. <sup>2</sup> The EVAL-AD7688CB can be used as a standalone evaluation board or in conjunction with the EVAL-CONTROL BRDx for evaluation/demonstration purposes. <sup>3</sup> The EVAL-CONTROL BRD2 and EVAL-CONTROL BRD3 allow a PC to control and communicate with all Analog Devices evaluation boards ending in the CB designators.

# NOTES

# NOTES

# NOTES



www.analog.com

©2007–2011 Analog Devices, Inc. All rights reserved. Trademarks and registered trademarks are the property of their respective owners. D02973-0-2/11(A)

Rev. A | Page 28 of 28