ANALOG DEVICES

Preliminary Technical Data

FEATURES

Stereo Analog to Digital Converter (ADC) Supports 48/96 kHz Sample Rates 102 dB Dynamic Range **Single-Ended Input Automatic Level Control** Stereo Digital to Analog Converter (DAC) Supports 32/44.1/48/96/192 kHz Sample Rates 103 dB Dynamic Range **Differential Output** Asynchronous operation of ADC and DAC Stereo Sample Rate Converter (SRC) Input/Output Range - 8 - 96 kHz 140 dB Dynamic Range **Digital Interfaces** Record Playback Aux Record **Aux Playback** S/PDIF (IEC60958) Input & Output **Digital Interface Receiver (DIR) Digital Interface Transmitter (DIT)** PLL based Audio MCLK Generators **Generates Required DVDR System MCLKs Device Control via SPI compatible serial port** 64-Lead LQFP Package

Audio Codec For Recordable DVD


ADAV802

APPLICATIONS DVD-Recordable All Formats CD-R/W PRODUCT OVERVIEW

The ADAV802 is a stereo audio codec intended for applications, such as DVD or CD recorders, requiring high performance, flexible and cost effective playback and record functionality. The ADAV802 features Analog Devices proprietary, high performance converter cores to provide record (ADC), playback (DAC) and format conversion (SRC) in a single chip. The ADAV802 record channel features variable input gain to allow for adjustment of recorded input levels and Automatic Level Control, followed by a high performance stereo ADC whose digital output is sent to the record interface. The record channel also features Level Detectors which can be used in feedback loops to adjust input levels for optimum recording. The playback channel features a high performance stereo DAC with independent digital volume control.

The Sample Rate Converter (SRC) provides high performance sample-rate conversion to allow inputs and outputs requiring different sample rates to be matched. The SRC input can be selected from Playback, Auxiliary, DIR or ADC (record). The SRC output can be applied to the Playback DAC, both main and Auxiliary record channels and a DIT. (*continued on Page 12*)

FUNCTIONAL BLOCK DIAGRAM



Rev. Pr G

Information furnished by Analog Devices is believed to be accurate and reliable. However, no responsibility is assumed by Analog Devices for its use, nor for any infringements of patents or other rights of third parties that may result from its use. Specifications subject to change without notice. No license is granted by implication or otherwise under any patent or patent rights of Analog Devices. Trademarks and registered trademarks are the property of their respectiveorners.

 One Technology Way, P.O. Box 9106, Norwood, MA 02062-9106, U.S.A.

 Tel: 781.329.4700
 www.analog.com

 Fax: 781.326.8703
 © 2004 Analog Devices, Inc. All rights reserved.

TABLE OF CONTENTS

Specifications
Timing Specifications
Absolute Maximum Ratings
ESD Caution
Pin Configuration and Function Descriptions9
Functional Description
ADC Section 12
DAC Section
SRC Functional Overview
Theory of Operation
Conceptual High Interpolation Model16

Preliminary Technical Data

Hardware Model17
The Sample Rate Converter Architecture 17
PLL Section18
SPDIF Transmitter AND Receiver
Serial Data Ports25
Clocking Scheme
Data Path 25
Interface Control
Outline Dimensions
Ordering Guide 53

REVISION HISTORY

SPECIFICATIONS

Table 1. Test Conditions Unless Otherwise Noted

Supply Voltage	
Analog	+3.3 V
Digital	+3.3 V
Ambient Temperature	25°C
Master Clock (XIN)	12.288 MHz
Measurement Bandwidth	20 Hz to 20 kHz
Word Width (All Converters)	24-bits
Load Capacitance on Digital Outputs	100 pF
ADC Input Frequency	997Hz at –1 dBFS
DAC Output Frequency	997Hz at –1 dBFS
Digital Input: Slave Mode, I ² S Justified Format	
Digital Output: Master Mode, I ² S Justified Forma	

Table 2. PGA Section

	Min Typ	Max	Unit	Conditions
Input Impedance	4		kΩ	
Minimum Gain	0		dB	
Maximum Gain	24		dB	
Gain Step	0.5		dB	
Gain Step Error	TBD		dB	

Table 3. Reference Section

	Min	Тур	Max	Unit	Conditions
Absolute Voltage, V _{REF}		1.5		V	
V _{REF} Temperature Coefficient		TBD		ppm/°C	

Table 4. ADC Section¹

	Min	Тур Мах	Unit	Conditions
Number of Channels		2		
Resolution		24	Bits	
Dynamic Range				–60 dB Input
Unweighted	98	100	dB	
A-Weighted	99	102	dB	
Total Harmonic Distorton + Noise		-85	dB	Input = -1.0 dBFS
Analog Input				
Input Range (± Full Scale)		1.0	V _{RMS}	
V _{REF}		1.5	V	
DC Accuracy				
Gain Error		-1	dB	
Interchannel Gain Mismatch		0.01	dB	
Gain Drift		100	ppm/°C	
Offset		TBD	mV	
Crosstalk (EIAJ Method)		100	dB	
Volume Control Step Size (256 Steps)		0.39	% per step	
Maximum Volume Attenuation		-48	dB	
Group Delay		TBD	μS	

¹ The figures quoted are target specifications and subject to change before release

Sample Rate (kHz)	Pass Band Frequency (kHz)	Stop Band Frequency (kHz)	Stop Band Attenuation (dB)	Pass Band Ripple (dB)
48	0.45314 × fs	$0.54648 \times f_s$	120	±0.01
96	$TBD \times f_s$	$TBD \times f_s$	TBD	±TBD

Table 5. ADC Low-Pass Digital Decmation Filter Characteristics¹

¹ Guaranteed by Design

Table 6. ADC High-Pass Digital Filter Characteristics (fs = 48 kHz)

	Min	Тур	Max	Units
Cutoff Frequency		0.9		Hz

Table 7. SRC Section

	Min	Тур	Max	Unit	Conditions
Resolution		24		Bits	
Sample Rate	8		96	kHz	XIN = 27MHz
Maximum Sample Rate Ratios					
Minimum SRC MCLK	$138 \times f_{s-max}$				f _{s-MAX} is the greater of the input or output sample rate
Upsampling			1:8		
Downsampling			7.75:1		
Dynamic Range					20 Hz to f _s /2, 1 kHz, –60 dBFS Input
Unweighted		120		dB	Worst Case - 96 kHz:8 kHz
A-Weighted		125		dB	Worst Case - 96 kHz:8 kHz
Total Harmonic Distortion + Noise		-110		dB	20 Hz to fs/2, 1 kHz, 0 dBFS Input

Table 8. DAC Section¹

	Min	Тур	Max	Unit	Conditions
Number of Channels		2			
Resolution		24		Bits	
Dynamic Range					(20 Hz to 20 kHz, –60 dB Input)
Unweighted		100		dB	
A-Weighted	TBD	103		dB	
A-Weighted		TBD		dB	$f_s = 96 \text{ KHz}$
Total Harmonic Distorton + Noise		-96		dB	Digital Input = -1.0 dBFS
Total Harmonic Distorton + Noise		TBD		dB	Digital Input = -1.0 dBFS, fs = 96 KHz
Analog Outputs					
Output Range (± Full Scale)		1.0		Vrms	
Output Resistance		TBD		Ω	
Common Mode Output Voltage		1.5		V	
DC Accuracy					
Gain Error		-1		dB	
Interchannel Gain Mismatch		0.01		dB	
Gain Drift		25		ppm/°C	
Crosstalk (EIAJ Method)		125		dB	
Phase Deviation		TBD		Degrees	
Mute Attenuation		-63		dB	
Volume Control Step Size (128 Steps)		0.5		dB	
Group Delay		TBD		μs	

¹ The figures quoted are target specifications and subject to change before release

Tuble 71 Divid Down Tubb Digital Inter polation Theor Characteristics								
Sample Rate	Pass Band	Stop Band	Stop Band	Pass Band				
(kHz)	Frequency (kHz)	Frequency (kHz)	Attenuation (dB)	Ripple (dB)				
44.1	$0.4535 \times f_s$	$0.5464 \times f_s$	70	±0.002				
48	0.4541 × fs	0.5464 × fs	70	±0.002				
96	0.4161 × fs	0.5927 × fs	70	±0.005				

Table 9. DAC Low-Pass Digital Interpolation Filter Characteristics

Table 10. PLL Section

	Min	Тур	Max	Unit	Conditions
Master Clock Input Frequency		27/54		MHz	
Generated System Clocks					
MCLKO		27/54		MHz	
SYSCLK1	256		768	$\times f_s$	256/384/512/768 × 32/44.1/48 kHz ¹
SYSCLK2	256		768	$\times f_s$	256/384/512/768 × 32/44.1/48 kHz ¹
SYSCLK3	256	512		$\times f_s$	256/512 × 32/44.1/48 kHz
Jitter					
SYSCLK1			TBD	ps rms	
SYSCLK2			TBD	ps rms	
SYSCLK3			TBD	ps rms	

¹ Sample Frequency can be doubled

Table 11. DIR Section

	Min	Тур	Max	Unit	Condition
Input Sample Frequency	27.2		220	kHz	
DIR-MCLK Frequency			TBD	MHz	
DIR-MCLK Jitter			TBD	ps	
Differential Input Voltage	TBD			mV	

Table 12. DIT Section

	Min	Тур	Max	Unit	Condition
Output Sample Frequency	27.2		220	kHz	

Table 13. Digital I/O

	Min	Тур	Max	Unit	Condition
Input Voltage HI (V _{IH})	2.0		DVDD	V	
Input Voltage LO (V _{IL})			0.8	V	
Input Leakage (I _{IH} @ V _{IH} = 3.3 V)			10	μA	
Input Leakage ($I_{IL} @ V_{IL} = 0 V$)			10	μΑ	
Output Voltage HI ($V_{OH} @ I_{OH} = 1 \text{ mA}$)	2.4			V	
Output Voltage LO ($V_{OL} @ I_{OL} = -1 \text{ mA}$)			0.4	V	
Input Capacitance			15	pF	

Preliminary Technical Data

Table 14. Power

	Min	Тур	Max	Unit	Condition
Supplies					
Voltage, AVDD	3.0	3.3	3.6	V	
Voltage, DVDD	3.0	3.3	3.6	V	
Voltage, ODVDD	3.0	3.3	3.6	V	
Analog Current			45	mA	All Supplies at 3.6V
Digital Current, DVDD			56	mA	All Supplies at 3.6V
Digital Interface Current, ODVDD			12	mA	All Supplies at 3.6V
Analog Current—Power Down		TBD		μA	RESET Low, No MCLK
Digital Current - Power Down		TBD		μΑ	RESET Low, No MCLK
Digital Interface Current - Power Down		TBD		μΑ	RESET Low, No MCLK
Power Supply Rejection					
1 kHz 300 mV _{P-P} Signal at Analog Supply Pins			TBD	dB	
20 kHz 300 mV _{P-P} Signal at Analog Supply Pins			TBD	dB	
Stopband (>0.55 \times Fs)—any 300 mV _{P-P} Signal			TBD	dB	

TIMING SPECIFICATIONS Table 15.

Parameter		Min	Max	Unit	Comments
MASTER CLOCK AND RESET					
f _{MCLK}	MCLKI Frequency		24.576	MHz	
fxin	XIN Frequency		54	MHz	
treset	RESET LOW	20		ns	
I ² C PORT					
fscl	SCL Clock Frequency		400	kHz	
tsclh	SCL High	0.6		μS	
t _{sclL}	SCL Low	1.3		μS	
Start Condition -					
t _{scs}	Setup Time	0.6		μS	Relevant for Repeated Start Condition
t _{SCH}	Hold Time	0.6		μS	After this period the 1st clock is generated
t _{DS}	Data Setup Time	100		ns	-
t _{scr}	SCL Rise Time		300	ns	
t _{SCF}	SCL Fall Time		300	ns	
t _{sDR}	SDA Rise Time		300	ns	
t _{SDF}	SDA Fall Time		300	ns	
Stop Condition					
tscs	Setup Time	0.6		μS	
SERIAL PORTS ¹					
Slave Mode					
t _{sвн}	xBCLK High	40		ns	
t _{sbl}	xBCLK Low	40		ns	
f _{SBF}	xBCLK Frequency	$64 \times f_s$			
tsls	xLRCLK Setup	10		ns	To xBCLK Rising Edge
t _{sLH}	xLRCLK Hold	10		ns	From xBCLK Rising Edge
t _{sDs}	xSDATA Setup	10		ns	To xBCLK Rising Edge
t _{sDH}	xSDATA Hold	10		ns	From xBCLK Rising Edge
t _{sDD}	xSDATA Delay	10		ns	From xBCLK Falling Edge
Master Mode					
t _{MLD}	xLRCLK Delay		5	ns	From xBCLK Falling Edge
t _{MDD}	xSDATA Delay		10	ns	From xBCLK Falling Edge
t _{MDs}	xSDATA Setup	10		ns	From xBCLK Rising Edge
t _{мDH}	xSDATA Hold	10		ns	From xBCLK Rising Edge

¹ The prefix x refers to I-, O-, IAUX- or OAUX- for the full pin name

Table 16. Temperature Range

	Min	Тур	Max	Units
Specifications Guaranteed		25		°C
Functionality Guaranteed	-40		85	°C
Storage	-65		150	°C

Specifications subject to change without notice.

ABSOLUTE MAXIMUM RATINGS

Table 17.

Parameter	Rating
DVDD to DGND and ODVDD to DGND	0 V to 4.6 V
AVDD to AGND	0 V to 4.6 V
Digital Inputs	DGND - 0.3 V to DVDD + 0.3 V
Analog Inputs	AGND - 0.3 V to AVDD + 0.3 V
AGND to DGND	–0.3 V to +0.3 V
Reference Voltage	Indefinite short circuit to ground
Soldering (10 s)	+300°C

Stresses above those listed under Absolute Maximum Ratings may cause permanent damage to the device. This is a stress rating only; functional operation of the device at these or any other conditions above those indicated in the operational section of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

ESD CAUTION

ESD (electrostatic discharge) sensitive device. Electrostatic charges as high as 4000 V readily accumulate on the human body and test equipment and can discharge without detection. Although this product features proprietary ESD protection circuitry, permanent damage may occur on devices subjected to high energy electrostatic discharges. Therefore, proper ESD precautions are recommended to avoid performance degradation or loss of functionality.



PIN CONFIGURATION AND FUNCTION DESCRIPTIONS




Figure 2. 64-Lead Plastic Quad Flatpack [LQFP] (ST-520)

Pin		•	
Number	Input/Output	Mnemonic	Description
1	INPUT	VINR	Analog Audio Input - Right Channel
2	INPUT	VINL	Analog Audio Input - Left Channel
3		AGND	Analog Ground
4		AVDD	Analog Voltage Supply
5		DIR_LF	DIR Phase Locked Loop (PLL) Loop Filter Pin
6		DIR_GND	Supply Ground for DIR Analog Section. This pin should be connected to AGND
7		DIR_VDD	Supply for DIR Analog Section. This pin should be connected to AVDD
8	INPUT	RESET	Reset input (Active Low)
9	INPUT	CLATCH	Chip Select (Control Latch) Pin of SPI compatible control interface
10	INPUT	CIN	Data Input of SPI compatible control interface
11	INPUT	CCLK	Clock Input of SPI compatible control interface
12	OUTPUT	COUT	Data Output of SPI compatible control interface
13	OUTPUT	ZEROL/INT	Left Channel (Output) Zero Flag or Interrupt (Output) Flag. The function of this pin is determined by the INTRPT bin in DAC Control Register 4
14	OUTPUT	ZEROR	Right Channel (Output) Zero Flag
15		DVDD	Digital Voltage Supply
16		DGND	Digital Ground
17	INPUT/OUTPUT	ILRCLK	Sampling Clock (LRCLK) of Playback Digital Input Port
18	INPUT/OUTPUT	IBCLK	Serial Clock (BCLK) of Playback Digital Input Port
19	INPUT	ISDATA	Data Input of Playback Digital Input Port
20	INPUT/OUTPUT	OLRCLK	Sampling Clock (LRCLK) of Record Digital Output Port
21	INPUT/OUTPUT	OBCLK	Serial Clock (BCLK) of Record Digital Output Port
22	OUTPUT	OSDATA	Data Output of Record Digital Output Port

Table 18. ADAV802 Pin Function Descriptions

Pin Number	Input/Output	Mnemonic	Description
23	INPUT	DIRIN	Input to Digital Input Receiver (S/PDIF)
24		ODVDD	Interface Digital Voltage Supply
25		ODGND	Interface Digital Ground
26	OUTPUT	DITOUT	S/PDIF Output from DIT
27	INPUT/OUTPUT	OAUXLRCLK	Sampling Clock (LRCLK) of Auxiliary Digital Output Port
28	INPUT/OUTPUT	OAUXBCLK	Serial Clock (BCLK) of Auxiliary Digital Output Port
29	OUTPUT	OAUXSDATA	Data Output of Auxiliary Digital Output Port
30	INPUT/OUTPUT	IAUXLRCLK	Sampling Clock (LRCLK) of Auxiliary Digital Input Port
31	INPUT/OUTPUT	IAUXBCLK	Serial (BCLK) of Auxiliary Digital Input Port
32	INPUT	IAUXSDATA	Data Input of Auxiliary Digital Input Port
33		DGND	Digital Ground
34		DVDD	Digital Supply Voltage
35	INPUT	MCLKI	External MCLK Input
36	OUTPUT	MCLKO	Oscillator Output
37	INPUT	XOUT	Crystal Input
38	INPUT	XIN	Crystal or External MCLK Input
39	OUTPUT	SYSCLK3	System Clock 3 (from PLL 2)
40	OUTPUT	SYSCLK2	System Clock 2 (from PLL 2)
41	OUTPUT	SYSCLK1	System Clock 1 (from PLL 1)
42		DGND	Digital Ground
43		PLL_VDD	Supply for PLL Analog Section. This pin should be connected to AVDD
44		PLL_GND	Ground for PLL Analog Section. This pin should be connected to AGND
45		PLL_LF1	Loop Filter for PLL1
46		PLL_LF2	Loop Filter for PLL2
47		ADGND	Analog Ground (Mixed Signal)
48		ADVDD	Analog Voltage Supply (Mixed Signal). This pin should be connected to AVDD
49	OUTPUT	VOUTRP	Right Channel Differential Analog Output (Positive)
50	OUTPUT	VOUTRN	Right Channel Differential Analog Output (Negative)
51	OUTPUT	VOUTLP	Left Channel Differential Analog Output (Positive)
52	OUTPUT	VOUTLN	Left Channel Differential Analog Output (Negative)
53		AVDD	Analog Voltage Supply
54		AGND	Analog Ground
55		FILTD	Output DAC Reference Decoupling
56		AGND	Analog Ground
57		VREF	Voltage Reference Voltage
58		AGND	Analog Ground
59		AVDD	Analog Voltage Supply
60		CAPRN	ADC Modulator Input Filter Capacitor (Right Channel - Negative)
61		CAPRP	ADC Modulator Input Filter Capacitor (Right Channel - Positive)
62		AGND	Analog Ground
63		CAPLP	ADC Modulator Input Filter Capacitor (Left Channel - Positive)
64		CAPLN	ADC Modulator Input Filter Capacitor (Left Channel - Negative)

(continued from Page 1)

Operation of the ADAV802 is controlled via an SPI compatible serial interface which allows individual Control Register settings to be programmed. The ADAV802 operates from a single analog +3.3 V power supply - and a digital power supply of +3.3 V with optional digital interface range of 3.0 V to +3.6 V. It is housed in a 64-lead LQFP package and is characterized for operation over the commercial temperature range -40° C to 85° C.

FUNCTIONAL DESCRIPTION ADC SECTION

The ADAV802's ADC section is implemented using a 2^{nd} order multi-bit (5-bits) Sigma-Delta modulator. The modulator is sampled at either half the ADC MCLK rate (Modulator Clock = $128 \times f_s$) or a quarter of the ADC MCLK rate (Modulator Clock = $64 \times f_s$). The digital decimator consists of a Sinc^5 filter followed by a cascade of 3 half-band FIR filters. The Sinc decimates by a factor of 16 at 48 kHz and by 8 at 96 kHz. Each of the half-band filters decimates by a factor of 2. Figure 3 below shows the detail of the ADC section. The ADC can be clocked by a number of different clock sources to control the sample rate. MCLK selection for the ADC is set by Internal Clocking Control Register 1 (address = 0x76). The ADC provides an output word of up to 24 bits in resolution in 2s complement format. The output word can be routed to the output ports, to the sample rate converter or to the SPDIF digital transmitter.




Figure 3. Clock Path Control on the ADC

Programmable Gain Amplifier (PGA)

The input of the record channel features a PGA which converts the single-ended signal to a differential signal which is applied to the analog sigma-delta modulator of the ADC. The PGA can be programmed to amplify a signal by up to 24dB in 0.5dB increments. Figure 4 details the structure of the PGA circuit.




Figure 4. PGA Block Diagram

Analog Sigma Delta Modulator

The ADC features a 2nd order, multi-bit, Sigma-Delta modulator. The input features two integrators in cascade followed by a flash converter. This multi-bit output is directed to a scrambler, followed by a DAC for loop feedback. The Flash ADC output is also converted from "thermometer" coding to "binary" coding for input as a 5-bit word to the decimator. Figure 5 shows the ADC block diagram.

The ADC also features independent digital volume control for the left and right channels. The volume control consists of 256 linear steps with each step reducing the digital output codes by 0.39%. Each channel also has a peak detector which records the peak level of the input signal. The peak detector register is cleared by reading it.




Figure 5. ADC Block Diagram

Selecting A Sample Rate

The sample rate of the ADC is always $256 \times f_s$. To facilitate different MCLKs the ADC block has a programmable divider which allows the MCLK to be divided by 1, 2 or 3 before being applied to the ADC. This allows for MCLKs of $256 \times f_s$, $512 \times f_s$ or $768 \times f_s$ to be applied to the ADC. To synchronize the data output port with the ADC the same divider setting should be applied to the Internal Clock (ICLK1 or ICLK2) which is controlling the output port. The Internal Clock dividers are shown in Figure 34. By default the $\sum \Delta$ modulator runs at ADC MCLK/2. The modulator is designed to run with a maximum clock rate of 6.144MHz,. For cases where higher sample rates would run the modulator at speeds higher than this the user can select divide the ADC MCLK by 4 before it is applied to the modulator. To compensate for this the modulator uses an alternate filter configuration. The divide setting is selected by the AMC bit in ADC Control Register 1.

Automatic Level Control (ALC)

The ADC record channel features a programmable automatic level control block. This block monitors the level of the ADC output signal and will automatically reduce the gain if the signal at the input pins causes the ADC output to exceed a preset limit. This function can be useful to maximize the signal dynamic range when the input level is not well-defined. The PGA can be used to amplify the unknown signal and the ALC will reduce the gain until the ADC output is within the preset limits. This results in maximum front-end gain. Since the ALC block monitors the output of the ADC the volume control function should not be used. The ADC volume control scales the results from the ADC and any distortion caused by the input signal exceeding the input range of the ADC will still be present at the output of the ADC but scaled by a value determined by the volume control register. The ALC block consists of two functions, Attack Mode and Recovery Mode. The Recovery Mode consists of three settings, namely, No Recovery, Normal Recovery and Limited Recovery. Each of these modes in discussed in detail below. Figure 6 shows an overall flow diagram of the ALC block.

Attack Mode

When the absolute value of the ADC output exceeds the level set by the Attack Threshold bits in the ALC Control Register 2, Attack Mode is initiated. The PGA gain for both channels is reduced by one step (0.5dB). The ALC will then wait for a time determined by the Attack Timer bits before sampling the ADC output value again. If the ADC output is still above the threshold the PGA gain is reduced by a further step. This procedure continues until the ADC output is below the limit set by the Attack Threshold bits. The initial gains of the PGAs are defined by ADC Left PGA Gain Register and ADC Right PGA Gain Register and may be different values. The ALC simply adds or subtracts a common gain offset to these values. The ALC will preserve any gain difference in dB as defined by those registers. At no time will the PGA gains exceed their initial values. Therefore, the initial gain setting also serves as a maximum value.

The Limit Detection Mode bit in ALC Control Register 1 determines how the ALC should respond to an ADC output which exceeds the set limits. If this bit is a one then both channels must exceed the threshold before the gain is reduced. This mode can be used to prevent unnecessary gain reduction due to spurious noise on a single channel. If the Limit Detection Mode bit is a zero the gain will be reduced when either channel exceeds the threshold.

No Recovery Mode

By default there is no gain recovery. Once the gain has been reduced it will not be recovered until the ALC has been reset, by toggling the ALCEN bit in ALC Control Register 1 or by writing any value to ALC Control Register 3. The latter option is more efficient as it requires only one write operation to reset the ALC function. No Recovery Mode prevents volume modulation of the signal, caused by adjusting the gain, which can create undesirable artifacts in the signal. Since the gain can be reduced but not recovered, care should be taken that spurious signals do not interfere with the input signal as these may trigger a gain reduction unnecessarily.

Normal Recovery

This mode allows for the PGA gain to be recovered providing that the input signal meets certain criteria. Firstly, the ALC must not be in Attack Mode, i.e., the PGA gain has been reduced sufficiently such that the input signal is below the level set by the Attack Threshold bits. Secondly, the output result from the ADC must be below the level set by the Recovery Threshold bits in ALC Control Register. If both of these criteria are met the gain is recovered by one step (0.5dB). The gain is incrementally restored to its original value assuming the ADC output level is below the Recovery Threshold at intervals determined by the Recovery Time bits. Should the ADC output level exceed the Recovery Threshold while the PGA gain is being restored the PGA gain value will be held and will not continue restoration until the ADC output level is again below the Recovery Threshold. Once the PGA gain is restored to its original value it will not be changed again unless the ADC output value exceeds the Attack Threshold and the ALC then enters Attack Mode. Care should be exercised when using this mode to choose values for the Attack and Recovery thresholds to prevent excessive volume modulation caused by continuous gain adjustments.

Limited Recovery

Limited Recovery Mode offers a compromise between No

Preliminary Technical Data

Recovery and Normal Recovery Modes. If the output level of the ADC exceeds the Attack Threshold then Attack Mode is initiated. When Attack Mode has reduced the PGA gain to suitable levels the ALC will attempt to recovery the gain to its original level. If the ADC output level exceeds the level set by the Recovery Threshold bits a counter is incremented (GAINCNTR). This counter is incremented, at intervals equal to the Recovery Time selection, if the ADC has any excursion above the Recovery Threshold. If the counter reaches its maximum value, determined by the GAINCNTR bits in ALC Control Register 1, the PGA gain is deemed suitable and no further gain recovery is attempted. If, at any time, the ADC output level exceeds the Attack Threshold, Attack Mode is reinitiated and the counter is reset




Figure 6. ALC Flow Diagram

ADAV802

DAC SECTION

The ADAV802 has two DAC channels arranged as a stereo pair with differential analog outputs. Each channel has its own independently programmable attenuator, adjustable in 128 steps of 0.375dB per step. The DAC can receive data from the playback or auxiliary input ports, the SRC, the ADC or the DIR. Each analog output pin sits at a dc level of VREF, and swings 1.0 Vrms for a 0dB digital input signal. A single op-amp third-order external low-pass filter is recommended to remove highfrequency noise present on the output pins. Note that the use of op amps with low slew rate or low bandwidth may cause high frequency noise and tones to fold down into the audio band; care should be exercised in selecting these components. The FILTD and FILTR pins should be bypassed by external capacitors to AGND. The FILTD pin is used to reduce the noise of the internal DAC bias circuitry, thereby reducing the DAC output noise. The voltage at the VREF pin, FILTR can be used to bias external op amps used to filter the output signals. For applications where the FILTR is required to drive external op amps which may draw more than 50µA or may have dynamic load changes extra buffering should be used to preserve the quality of the ADAV802 reference. The digital input data source for the DAC can be selected from a number of available sources. by programming the appropriate bits in the Datapath Control register. Figure 7 shows how the digital data source and MCLK source for the DAC are selected. Each DAC has an independent volume register giving 256 steps of control with each step giving approximately 0.375dB of attenuation. Each DAC also has a peak level register which records the peak value of the digital audio data. Reading the register clears the peak .

Selecting a Sample Rate

Correct operation of the DAC is dependant upon the data rate provided to the DAC, the master clock applied to the DAC and the selected interpolation rate. By default the DAC assumes that the MCLK rate is 256 times the sample rate which requires an 8 times oversampling rate. This combination is suitable for sample rates up to 48kHz. For the case of a 96kHz data rate which has a 24.576MHz MCLK ($256 \times f_s$) associated with it the DAC MCLK divider should be set to divide the MCLK by 2. This will prevent the DAC engine being run too fast. To compensate for the reduced MCLK rate the interpolator should be selected to operate in 4 × (DAC MCLK = $128 \times f_s$). Similar combinations can be selected for different sample rates.




Figure 7. Clock and data Path Control on the DAC




Figure 8. DAC Block Diagram

SRC FUNCTIONAL OVERVIEW THEORY OF OPERATION

Asynchronous sample rate conversion is converting data from at the same or different sample rate. The simplest approach to an asynchronous sample rate conversion is the use of a zeroorder hold between the two samplers shown in Figure 9 In an asynchronous system, T2 is never equal to T1 nor is the ratio between T2 and T1 rational. As a result, samples at fS_OUT will be repeated or dropped producing an error in the re-sampling process. The frequency domain shows the wide side lobes that result from this error when the sampling of fS_OUT is convolved with the attenuated images from the sin(x)/x nature of the zero-order hold. The images at fS_IN, dc signal images, of the zero-order holdare infinitely attenuated. Since the ratio of T2 to T1 is an irrational number, the error resulting from the resampling at fS_OUT can never be eliminated. However, the error can be significantly reduced through interpolation of the input data at fS_IN. The sample rate converter in the ADAV802 is conceptually interpolated by a factor of 2^{20} .





Figure 9. Zero Order Hold Being Used by fS OUT to Resample Data from fS_IN

CONCEPTUAL HIGH INTERPOLATION MODEL

Interpolation of the input data by a factor of 2^{20} involves placing $(2^{20} - 1)$ samples between each $f_{S_{\perp}IN}$ sample. Figure 10 shows both the time domain and the frequency domain of interpolation by a factor of 2^{20} . Conceptually, interpolation by 2^{20} would involve the steps of zero-stuffing $(2^{20} - 1)$ number of samples between each $f_{S_{\perp}IN}$ sample and convolving this interpolated signal with a digital low-pass filter to suppress the images. In the time domain, it can be seen that $f_{S_{\perp}OUT}$ selects the closest $f_{S_{\perp}IN} \times 2^{20}$ sample from the zero-order hold as opposed to the nearest $f_{S_{\perp}IN}$ sample in the case of no interpolation. This significantly reduces the re-sampling error.



Preliminary Technical Data

Figure 10. SRC Time Domain

In the frequency domain shown in Figure 11, the interpolation expands the frequency axis of the zero-order hold. The images from the interpolation can be sufficiently attenuated by a good low-pass filter. The images from the zero-order hold are now pushed by a factor of 2^{20} closer to the infinite attenuation point of the zero-order hold, which is $f_{S_{1}N} \times 2^{20}$ The images at the zero-order hold are the determining factor for the fidelity of the output at $f_{S_{0}UT}$. The worst-case images can be computed from the zero-order hold frequency response, maximum image = sin (× F/f_{S_{1}NTERP})/(× F/f_{S_{1}NTERP}). F is the frequency of the worst-case image that would be $2^{20} \times f_{S_{1}N} \pm f_{S_{1}N}/2$, and $f_{S_{1}NTERP}$ is $f_{S_{1}N} \times 2^{20}$.

The following worst-case images would appear for $f_{S_{-IN}} = 192$ kHz:

Image at $f_{S_{INTERP}} - 96 \text{ kHz} = -125.1 \text{ dB}$

Image at $f_{S_{INTERP}}$ + 96 kHz = -125.1 dB




Figure 11. Frequency Domain of the Interpolation and Resampling

HARDWARE MODEL

The output rate of the low-pass filter of Figure 10 would be the interpolation rate, $2^{20} \times 192000$ kHz = 201.3 GHz. Sampling at a rate of 201.3 GHz is clearly impractical, not to mention the number of taps required to calculate each interpolated sample. However, since interpolation by 2²⁰ involves zero-stuffing 2²⁰-1 samples between each $f_{S_{-IN}}$ sample, most of the multiplies in the low-pass FIR filter are by zero. A further reduction can be realized by the fact that since only one interpolated sample is taken at the output at the fs_OUT rate, only one convolution needs to be performed per fs_OUT period instead of 2²⁰ convolutions. A 64-tap FIR filter for each fs_OUT sample is sufficient to suppress the images caused by the interpolation. The difficulty with the above approach is that the correct interpolated sample needs to be selected upon the arrival of $f_{S_{OUT}}$. Since there are 2^{20} possible convolutions per fs our period, the arrival of the fs our clock must be measured with an accuracy of 1/201.3 GHz = 4.96 ps. Measuring the fs_OUT period with a clock of 201.3 GHz frequency is clearly impossible; instead, several coarse measurements of the fs OUT clock period are made and averaged over time.

Another difficulty with the above approach is the number of coefficients required. Since there are 2^{20} possible convolutions with a 64-tap FIR filter, there needs to be 2^{20} polyphase coefficients for each tap, which requires a total of 2^{26} coefficients. To reduce the amount of coefficients in ROM, the SRC stores small subset of coefficients and performs a high order interpolation between the stored coefficients. So far the above approach works for the case of $f_{S_{-}OUT} > f_{S_{-}IN}$. However, in the case when the output sample rate, $f_{S_{-}OUT}$, is less than the input sample rate, $f_{S_{-}IN}$, the ROM starting address, input data,

and the length of the convolution must be scaled. As the input sample rate rises over the output sample rate, the anti-aliasing filter's cutoff frequency has to be lowered because the Nyquist frequency of the output samples is less than the Nyquist frequency of the input samples. To move the cutoff frequency of the antialiasing filter, the coefficients are dynamically altered and the length of the convolution is increased by a factor of $(f_{S_{LN}}/f_{S_{OUT}})$.

This technique is supported by the Fourier transform property that if f(t) is $F(\omega)$, then $f(k \times t)$ is $F(\omega/k)$. Thus, the range of decimation is simply limited by the size of the RAM.

THE SAMPLE RATE CONVERTER ARCHITECTURE

The architecture of the sample rate converter is shown in Figure 12. The sample rate converter's FIFO block adjusts the left and right input samples and stores them for the FIR filter's convolution cycle. The $f_{S_{_}IN}$ counter provides the write address to the FIFO block and the ramp input to the digital servo loop. The ROM stores the coefficients for the FIR filter convolution and performs a high order interpolation between the stored coefficients. The sample rate ratio block measures the sample rate for dynamically altering the ROM coefficients and scaling of the FIR filter length as well as the input data. The digital servo loop automatically tracks the $f_{S_{_}IN}$ and $f_{S_{_}OUT}$ sample rates and provides the RAM and ROM start addresses for the start of the FIR filter convolution.




Figure 12. Architecture of the Sample Rate Converter

The FIFO receives the left and right input data and adjusts the amplitude of the data for both the soft muting of the sample rate converter and the scaling of the input data by the sample rate ratio before storing the samples in the RAM. The input data is scaled by the sample rate ratio because as the FIR filter length of the convolution increases, so does the amplitude of the convolution output. To keep the output of the FIR filter from saturating, the input data is scaled down by multiplying it by $(f_{S_{oUT}}/f_{S_{out}})$ when $f_{S_{out}} < f_{S_{out}}$. The FIFO also scales the input data for muting and unmuting of the SRC.

The RAM in the FIFO is 512 words deep for both left and right channels. An offset to the write address provided by the $f_{S_{\perp}IN}$ counter is added to prevent the RAM read pointer from ever overlapping the write address. The minimum offset on the SRC

ADAV802

is 16 samples. However, the Group Delay and Mute In register can be used to increase this offset. The number of input samples added to the write pointer of the FIFO on the SRC is 16 + Bits 6-0 of the Group Delay register. This feature is useful in varispeed applications in order to prevent the read pointer to the FIFO running ahead of the write pointer. When set, bit 7 of the Group Delay and Mute In register will soft mute the sample rate. Increasing the offset of the write address pointer is useful for applications when small changes in the sample rate ratio between $f_{S_{-}N}$ and $f_{S_{-}OUT}$ are expected. The maximum decimation rate can be calculated from the RAM word depth and the group delay as (512-16)/64 taps = 7.75 for short group delay and (512-64)/64 taps = 7 for long group delay.

The digital servo loop is essentially a ramp filter that provides the initial pointer to the address in RAM and ROM for the start of the FIR convolution. The RAM pointer is the integer output of the ramp filter while the ROM is the fractional part. The digital servo loop must be able to provide excellent rejection of jitter on the $f_{S_{\perp}IN}$ and $f_{S_{\perp}OUT}$ clocks as well as measure the arrival of the $f_{S_{\perp}OUT}$ clock within 4.97 ps. The digital servo loop will also divide the fractional part of the ramp output by the ratio of $f_{S_{\perp}IN}/f_{S_{\perp}OUT}$ for the case when $f_{S_{\perp}IN} > f_{S_{\perp}OUT}$, to dynamically alter the ROM coefficients.

The digital servo loop is implemented with a multi-rate filter. To settle the digital servo loop filter more quickly upon startup or a change in the sample rate, a "fast mode" was added to the filter. When the digital servo loop starts up or the sample rate is changed, the digital servo loop kicks into "fast mode" to adjust and settle on the new sample rate. Upon sensing the digital servo loop settling down to some reasonable value, the digital servo loop will kick into "normal" or "slow mode."

During "fast mode" the MUTE_OUT bit in the Sample Rate Error register is asserted to let the user know clicks or pops may be present in the digital audio data. The output of the SRC can be muted, by asserting bit 7 of the Group Delay & Mute register until the SRC has changed to "slow mode". The MUTE_OUT bit can be set to generate an interrupt when the SRC changes to "slow mode" indicating that the data will be sample rate converted accurately. The frequency response of the digital servo loop for "fast mode" and "slow mode" are shown in Figure 14. The FIR filter is a 64-tap filter in the case of $f_{S_{OUT}} \ge f_{S_{IN}}$ and is $(f_{S_{IN}}/f_{S_{OUT}}) \times 64$ taps for the case when $f_{S_{IN}} > f_{S_{OUT}}$. The FIR filter performs its convolution by loading in the starting address of the RAM address pointer and the ROM address pointer from the digital servo loop at the start of the f_{S_OUT} period. The FIR filter then steps through the RAM by decrementing its address by 1 for each tap, and the ROM pointer increments its address by the $(f_{S_{OU}}T/f_{S_{IN}}) \times 2^{20}$ ratio for $f_{S_{IN}} > f_{S_{OUT}}$ or 2^{20} for $f_{S_{OUT}} \ge$ fs IN. Once the ROM address rolls over, the convolution is completed. The convolution is performed for both the left and right channels, and the multiply accumulate circuit used for the convolution is shared between the channels. The fs IN/fs OUT

Preliminary Technical Data

sample rate ratio circuit is used to dynamically alter the coefficients in the ROM for the case when $f_{S_{_IN}} > f_{S_{_OUT}}$. The ratio is calculated by comparing the output of an $f_{s_{_OUT}}$ counter to the output of an $f_{s_{_IN}}$ counter. If $f_{s_{_OUT}} > f_{s_{_IN}}$, the ratio is held at one. If $f_{s_{_IN}} > f_{s_{_OUT}}$, the sample rate ratio is updated if it is different by more than two $f_{s_{_OUT}}$ periods from the previous $f_{s_{_OUT}}$ to $f_{s_{_IN}}$ comparison. This is done to provide some hysteresis to prevent the filter length from oscillating and causing distortion.




Figure 13. Clock and Data Path Control on the SRC




Figure 14. Frequency Response of the Digital Servo Loop. fS_IN is the X-Axis, fS_OUT = 192 KHz, Master Clock is 30 MHz

PLL SECTION

The ADAV802 features a dual PLL configuration to generate independent system clocks for asynchronous operation. Figure 17 shows the block diagram of the PLL section. The PLL generates the internal and system clocks from a 27MHz clock. This clock is generated either by a crystal connected between XIN and XOUT, as shown in Figure 15 or from an external

clock source connected directly to XIN. A 54MHz clock can also be used if the internal clock divider is used. Both PLLs (PLL1 and PLL2) can be programmed independently and cater for a range of sampling rates (32/44.1/48 kHz) with selectable system clock oversampling rates of 256 and 384. Higher oversampling rates can also be selected by enabling the doubling of the sampling rate to give 512 or 768 × fs ratios. Note that this option also allows oversampling ratios of 256 or 384 at double sample rates of 64/88.2/96 kHz. The PLL outputs can be routed internally to act as clock sources for the other component blocks such as the ADC, DAC etc. The outputs of the PLLs are also available on the three SYSCLK pins. Figure 18 shows how the PLLs can be configured to provide the sampling clocks.




Figure 15. Crystal Connection

PLL	Sample Rate	MCLK Selection	
	(f s)	Normal fs	Double fs
1	32/44.1/48 kHz	256/384×fs	512/768×fs
	64/88.2/96 kHz		256/384×fs
2A	32/44.1/48 kHz	256/384×fs	512/768×fs
	64/88.2/96 kHz		256/384×fs
2B	Same as fs selected	512×fs	
	for PLL 2A	512×fs	

Table 19. PLL	Frequency Se	lection Options
---------------	--------------	-----------------

The PLLs require a some external components to operate correctly. These components, shown in Figure 16 form a loop filter which integrates the current pulses from a charge pump and produces a voltage which is used to tune the VCO. Good quality capacitors, such as PPS film, are recommended .Figure 17 shows a block diagram of the PLL section including master clock selection. Figure 18 shows how the clock frequencies at the clock output pins, SYSCLK1-3 and the internal PLL clock values, PLL1 and PLL2 are selected. The clock nodes, PLL1 and PLL2, can be used as master clocks for the other blocks in the ADAV802 such as the DAC or ADC. The PLL has separate supply and ground pins and these should be as clean as possible to prevent electrical noise being converted into clock jitter by coupling onto the loop filter pins.




Figure 17. PLL Section Block Diagram

Rev. Pr G | Page 19 of 53

Preliminary Technical Data




Figure 18. PLL Clocking Scheme

SPDIF TRANSMITTER AND RECEIVER

The ADAV802 contains an integrated SPDIF transmitter and receiver. The transmitter consists of a single output pin, DITOUT, on which the biphase encoded data appears. The SPDIF transmitter source can be selected from the different blocks making up the ADAV802. Additionally the clock source for the SPDIF transmitter can be selected from the various clock sources available in the ADAV802. The receiver uses two pins, DIRIN and DIR_LF. DIRIN accepts the SPDIF input data stream. The DIRIN pin can be configured to accept a digital input level as defined by Table 13 or an input signal with a peak to peak level of 200mV minimum as defined by the IEC60958-3 specification. DIR_LF is a loop filter pin required by the internal PLL which is used to recover the clock from the SPDIF data stream. The components shown in Figure 22 form a loop filter which integrates the current pulses from a charge pump and produces a voltage which is used to tune the VCO of the clock recovery PLL. The recovered audio data and audio clock can be routed to the different blocks of the ADAV801 as required. Figure 19 shows a conceptual diagram of the DIRIN block.




Figure 19. DIRIN Block




Figure 20. Digital Output Transmitter Block Diagram




Figure 21. Digital Input Receiver Block Diagram




Figure 22. DIR loop Filter Components

Serial Digital Audio Transmission Standards

The ADAV802 can receive and transmit SPDIF, AES/EBU and IEC-958 serial streams. SPDIF is a consumer audio standard and AES/EBU is a professional audio standard. IEC-958 has both consumer and professional definitions. This data sheet is not intended to fully define or to provide a tutorial for these standards, please contact the international standards setting bodies for the full specifications.

All of these digital audio serial communication schemes encode audio data and audio control information using the biphasemark method. This encoding method minimizes the dc content of the transmitted signal. As can be seen from Figure 23 ones in the original data end up with midcell transitions in the biphasemark encoded data, while zeros in the original data do not. Note that the biphase-mark encoded data always has a transition between bit boundaries.





Figure 23. Biphase-Mark Encoding


Digital audio communication schemes use "preambles" to distinguish between channels (called "subframes") and between longer term control information blocks (called "frames"). Preambles are particular biphase-mark patterns, which contains encodeing violations that allow the receiver to uniquely recognize them. These patterns, and their relationship to frames and subframes, are shown in Figure 24 and Figure 25.

	BIPHASE PATTERNS	CHANNEL	
X	11100010 OR 00011101	LEFT	2
Y	11100100 OR 00011011	RIGHT	007
Z	11101000 OR 00010111	LEFT AND C.S. BLOCKSTART	801

Figure 24. Biphase-Mark Encoded Preambles



The biphase-mark encoding violations are shown in Figure 26. Note that all three preambles include encoding violations. Ordinarily, the biphase-mark encoding method results in a polarity transition between bit boundaries.



The serial digital audio communication scheme are organized using a frame and subframe construction. There are two subframes per frame (ordinarily the left and right channel). Each subframe includes the appropriate four bit preamble, up to 24 bits of audio data, a "validity" (V) bit, a "user" (U) bit, a "channel status" (C) bit and an even "parity" (P) bit. The channel status bits and the user bits accumulate over many frames to convey control information. The channel status bits accumulate over a 192 frame period (called a channel status block). The user bits accumulate over 1176 frames when the interconnect is implementing the so-called "subcode" scheme (EIAJ CP-2401). The organization of the channel status block, frames and subframes are shown in Figure 27 and Figure 28.

	Data Bits											
Address	76	54	3	2	1	0						
Ν	Channel Status	Empha	sis	Copy- right	Non- Audio	Pro/Con =0						
N+1	Category Code											
N+2	Chann	el Number		Source Number								
N+3	Reserved	Clock Accuracy		Sampling Frequency								
N+4	Re	served		Word Length								
(N+5) to (N+23)	Reserved											

N = 0x38 for Transmitter Channel Status Buffer

Figure 27. Consumer

ADAV802

	Data Bits									
Address	7	6	5	4	3	2	1	0		
N	Samp Freque		Lock	E	mphasi	s	Non- Audio	Pro/Con =1		
N+1	Us	er Bit	Managem	ent		Chan	nel Mode			
N+2	Alignn Leve		Source	Word Le	ngth		f Auxiliar Sample B			
N+3			C	hannel lo	lentifica	tion				
N+4	fs Scaling	S	ample Fre	quency (f	s)	Res- erved		I Audio Ice Signal		
N+5				Res	erved					
N+6		Alpha	numeric C	hannel O	rigin Da	ata - First	Charact	er		
N+7			Alphan	umeric Cl	hannel (Origin Da	ita			
N+8		Alphanumeric Channel Origin Data								
N+9		Alpha	numeric C	hannel O	rigin Da	ata - Last	Characte	ər		
N+10	Alp	Alphanumeric Channel Destination Data - First Character								
N+11			Alphanum	eric Char	nnel Des	stination	Data			
N+12			Alphanum	eric Chai	nnel Des	stination	Data			
N+13	All	phanu	meric Cha	nnel Des	tination	Data - La	ast Chara	icter		
N+14			Local S	ample Ad	ldress C	ode - LS	w			
N+15			Loca	al Sample	Addres	s Code				
N+16			Loca	al Sample	Addres	s Code				
N+17			Local Sa	ample Ad	dress C	ode - MS	W			
N+18			Tir	ne Of Day	y Code ·	LSW				
N+19				Time Of	Day Co	de				
N+20				Time Of	Day Co	de				
N+21			Tir	ne Of Day	Code -	мsw				
N+22	1	Reliab	ility Flags			Res	served			
N+23		Су	clic Redur	dancy C	heck Ch	aracter (CRCC_			

N = 0x20 for Receiver Channel Status Buffer N = 0x38 for Transmitter Channel Status Buffer

Figure 28. Professional

The standards allow for the channel status bits in each subframe to be independent, but ordinarily the channel status bit in the two subframes of each frame are the same. The channel status bits are defined differently for the consumer audio standards and the professional audio standards. The 192 channel status bits are organized into 24 bytes and have the interpretations shown in Figure 27 and Figure 28.

The SPDIF transmitter and receiver have a comprehensive register set. The registers give the user full access to the functions of the SPDIF block such as detecting non-audio and validity bits, Q subcodes, preambles etc. The channel status bits as defined by the IEC60958 and AES3 specification are stored in register buffers for ease of use. An autobuffering function allows for channel status and user bits read by the receiver to be copied directly to the transmitter block removing the need for user intervention.

Receiver Section

The ADAV802 uses a double buffering scheme to handle reading Channel Status and User bit information. The Channel Status bits are available as a memory buffer taking up 24 consecutive register locations. The User bits are read using an indirect memory addressing scheme where the Receiver User Bit Indirect Address register is programmed with an offset to the User bit buffer and the Receiver User Bit Data register can be read to determine the User bits at that location. Reading the Receiver User Bit Data register automatically updates the Indirect Address Register to the next location in the buffer. Typically the Receiver User Bit Indirect Address register is programmed to zero, the start of the buffer, and the Receiver User Bit Data register is read repeatedly until all the buffers data has been read. Figure 29 and Figure 30 shows how receiving the Channel Status and User bits is implemented.




Figure 30. Receiver User Bit Buffer

The SPDIF receive buffer is updated continuously by the incoming SPDIF stream and once all of the channel status bits for the block, 192 for channel A and 192 for channel B, are received the bits are copied into the receiver channel status buffer. This buffer stores all 384 bits of channel status information and the RxCSSWITCH bit in the Channel Status Switch Buffer register determines whether the channel A or channel B status bits are required to be read. The receive channel status bit buffer is 24 bytes long and spans the address range from 0x20 to 0x37.

Since the Channel Status bits of an SPDIF stream rarely change a software interrupt/flag bit, RxCSBINT is provided to notify the host control that either a new block of channel status bits is available or that the first 5 bytes of channel status information

have changed from a previous block. The function of the RxCSBINT is controlled by the RxBCONF3 bit in the Receiver Buffer Configuration Register.

The size of the User bit buffer can be set using by programming the RxBCONF0 bit in the Receiver Buffer Configuration register as shown in Table 20.

Table 20. RxBCONF3 Functionality

RxBCONF0	Receiver User Bit Buffer Size						
0	384 bits with Preamble Z as the start of the block						
1	768 bits with Preamble Z as the start of the block						

The updating of the User bit buffer is controlled by bits RxBCONF2-1 and bits 7 to 4 of the Channel Status as shown in Table 21 and Table 22.

Table 21. RxBCONF2-1 Functionality

RxBCONF		Receiver User Bit Buffer Configuration					
Bit 2 Bit 1							
0	0	User bits are ignored					
0	1	Update second buffer when first buffer is full					
1	0	Format according to byte 1, bits 4-7 if PRO bit is set. Format according to IEC60958-3 if PRO bit is clear					

Table 22. Automatic User Bit Configuration

Bits				Automatic Receiver User Bit Buffer Configuration
7	6	5	4	
0	0	0	0	User Bits are ignored
0	1	0	0	AES-18 format, the User bit buffer is treated in the same way as when RxBCONF2-1 = 0b01
1	0	0	0	User bit buffer is updated in the same way as when RxBCONF2-1 = 0b01 and RxBCONF0 = 0b00
1	1	0	0	User defined format, the User bit buffer is treated in the same way as when RxBCONF2-1 = 0b01

When the User bit buffer has been filled, the RxUBINT interrupt bit in the Interrupt Status register will be set, provided that the RxUBINT Mask bit is set, to indicate that the buffer has new information and can be read.

For the special case when the user data is formatted according to the IEC60958-3 standard into messages made of of information units, called IUs, the zeros stuffed between each IU and each message are removed and only the IUs are stored. Once the end of the message is sensed, by more that 8 zeros between IUs, the User bit buffer is updated with the complete message and the first buffer begins looking for the start of the next message. Each IU is stored as a byte consisting of 1, Q, R, S, T, U, V and W bits (see the IEC60958-3 specification for more information). For the case where 96IUs are received, the Q subcode of the IUs is stored in the Q subcode buffer consisting of 10 bytes. The Q subcode is the Q bits taken from each of the 96 IUs. The first 10 bytes, 80 bits, of the Q subcode contain information sent by CD, MD and DAT systems. The last 16 bits of the Q subcode are used to perform a CRC check of the Q subcode. If an error occurs in the CRC check of the Q subcode, the QCRCERROR bit will be set. This is a sticky bit and will remain high until the register is read.

Transmitter Operation

The SPDIF transmitter has a similar buffer structure to the receive section. The transmitter Channel Status buffer occupies 24 bytes of the register map. This buffer is long enough to store the 192 bits required for one channel of Channel Status information. Setting the TxCSSWITCH bit determines if the data loaded to the Transmitter Channel Status buffer is intended for channel A or channel B. In most cases the channel status bits for channel A and channel B are the same in which case setting the Tx_A/B_Same bit will read the data from the Transmitter Channel Status buffer and transmit it on both channels. Since the Channel Status information is rarely changed during transmission the information contained in the buffer is transmitted repeatedly. The Disable_Tx_Copy bit can be used to prevent the Channel Status bits from being copied from the Transmitter CS Buffer into the SPDIF Transmitter buffer until the user has finished loading the buffers. This feature is typically used if the channel A and channel B data is different. Setting the bit will prevent the data being copied and clearing the bit will allow the data to be copied and then transmitted. Figure 31 shows how the buffers are organized.




Figure 31. Transmitter Channel Status Buffer

As with the receiver section the transmitted User bits are also double buffered. This is required since, unlike the Channel Status bits, the User bits do not necessarily repeat themselves. The User bits can be buffered in various configuration as Table 23. Transmission of the user bits is determined by the state of the BCONF3 bit. If the bit is 0 the user bits will begin transmitting straight away without alignment to the Z preamble. If this bit is 1 the User bits will not start transmitting until a Z preamble occurs when the TxBCONF2-1 bits are 01.

TxBCONF2- 1		Transmitter User Bit Buffer Configuration						
Bit2	Bit1							
0	0	Zeros are transmitted for the User bits						
0	1	Host writes User bits to the buffer until it is full						
1	0	Write the user bits to the buffer in IUs specified by IEC60958-3 and transmit them according to the standard						
1	1	The first 10 bytes of the user bit buffer is configured to store a Q subcode						
Table	Table 24. Transmitter User Bit Buffer Size							
TxBC	ONF0	Buffer Size						
0		384 bits with Preamble Z as the start of the block						
1		768 bits with Preamble Z as the start of the block						

The transmit buffers can notify the host or micro-controller when the first user bit buffer has been updated and when the second transmit user bit buffer is full using sticky bits and interrupts. The sticky bit TxUBINT, is set when the transmit user buffer has been updated and the second transmit user bit buffer is ready to accept new user bits. The sticky bit, TxFBINT, is set whenever the second transmit user bit buffer is full and any new writes to this buffer will be ignored until the first transmit buffer is updated. These two bits are located in the Interrupt Status register. When the host reads the Interrupt Status register these bits will be cleared. Interrupts for the TxUBINT and TxFBINT sticky bits can be enabled by setting the TxUBMASK and TxFBMASK bits respectively in the Interrupt Status Mask register.




Figure 32. Transmitter User Bit Buffer

Autobuffering

The ADAV802 SPDIF receiver and transmitter sections have an autobuffering mode allowing the Channel Status and User bits to be copied automatically from the receiver to the transmitter without user intervention. The Channel Status and User bits can be independently selected for autobuffering using the Auto_CSBits and Auto_UBits bits in Autobuffer register

Preliminary Technical Data

respectively. When the receiver and transmitter are running at the same sample rate the transmitted Channel Status and User bits will be the same as the received Channel Status and User bits. However in many systems it is likely that the receiver and transmitter will not be running at the same frequency. When the transmitter sample rate is higher than receiver sample rate, the Channel Status and User bit block may be repeated sometimes. When the transmitter sample rate is lower than the receiver sample rate, the Channel Status and User bit blocks may be dropped. Since the first 5 bytes of the Channel Status are, typically, constant the can be repeated or dropped and no information is lost. However, if the PRO bit in the channel status is set and the local sample address code and time of day code bytes contain information, these bytes may be repeated or dropped in which case information can be lost. It is up to the user to determine how to handle this case. In the case of the user bits being transmitted according to the IEC60958-3 format the messages contained in the user bits can still be sent without dropping or repeating messages. Since zero-stuffing is allowed between IUs and messages, zeros can be added or subtracted to preserve the messages. For the case when the transmitter sample rate is greater than the receiver sample rate extra zeros are stuffed between the messages. When the sample rate of the transmitter is less than the sample rate of the receiver, the zeros stuffed between the messages will be subtracted. If there is not enough zeros between the messages to be subtracted, the zeros between IUs will be subtracted as well. The Zero Stuff IU bit in the Autobuffer register enables zeros to be added or subtracted between messages.

Interrupts

The ADAV802 provides interrupt bits to indicate the presence of certain conditions which may require attention. Reading the Interrupt Status register will allow the user to determine if any of the interrupts have be asserted. The bits of the Interrupt Status register will remain high, if set, until the register is read. Two bits, SRCError and RxError indicate interrupt conditions in the sample rate converter and an SPDIF receiver error respectively. Both of these condition require a read of the appropriate error register to determine the exact cause of the interrupt. Each interrupt in the Interrupt Status register has an associated mask bit in the Interrupt Status Mask register. The interrupt mask bit must be set for the corresponding interrupt to be generated. This feature allows the user to determine which functions should be responded to. The dual function pin ZEROL/INT can be set to indicate the presence of no audio data on the left channel or the presence of an interrupt being set in the Interrupt Status register. The function of this pin is selected by the INTRPT bit in DAC Control Register 4 as shown in Table 25.

Table 25. ZEROL/INT Pin Functionality

INTRPT	Pin Functionality
0	The pin functions as a ZEROL flag pin
1	The pin functions as an interrupt pin

SERIAL DATA PORTS

The ADAV802 contains four flexible serial ports (SPORTs) to allow data transfer to and from the codec. All four SPORTs are independent and can be configured as master or slave ports. In Slave Mode the xLRCLK and xBCLK signals are inputs to the serial ports. In Master Mode, the serial port generates the xLRCLK and xBCLK signals. The master clock for the SPORT can be selected from a number of sources, as shown in Figure 34 and care should be taken to ensure that the clock rate is appropriate for whatever block is connected to the serial port. For example if the ADC is running from the MCLKI input at $256 \times f_s$ then the master clock for the SPORT should also run run from the MCLKI input to ensure that the ADC and serial port are synchronised. The SPORTs can be set to transmit or receive data in I2S, Left Justified or Right Justified formats with different word lengths by programming the appropriate bits in the Playback, Auxiliary Input Port, Record and Auxiliary Output Port Control Registers. Figure 33 shows a timing diagram of the serial data port formats.

CLOCKING SCHEME

The ADAV802 provides a flexible choice of on-chip and offchip clocking sources. The on-chip oscillator with dual-PLLs is intended to offer complete system clocking requirements for use with available MPEG encoders, decoders or combination codecs. The oscillator function is designed for generation of a 27 MHz video clock from a 27 MHz crystal connected between XIN and XOUT pins. Capacitors are also required to be connected between these pins and DGND as shown in Figure 15. The capacitor values should be specified by the crystal manufacturer. A square-wave version of the crystal clock is output on the MCLKO pin. If the system has 27MHz clock available this can be connected directly to the XIN pin.

DATA PATH

The ADAV802 features a Digital Input/Output switching/multiplexing matrix which gives flexibility to the range of possible Input and Output connections. Digital Input ports include Playback and Auxiliary Input - both 3-wire digital - and S/PDIF (single wire to the on-chip receiver). Output ports include the Record and Auxiliary Output ports - both 3-wire digital - and the S/PDIF port (single wire from the on-chip transmitter). Internally the DIR and DIT are interfaced via 3wire interfaces. The data path for each input and output port is selected by programming Datapath Control Registers 1 and 2. Figure 35 shows the internal data path structure of the ADAV802.




Figure 33. Serial Data Modes

Preliminary Technical Data




Figure 34. Sport Clocking Scheme




Figure 35. Data Path


INTERFACE CONTROL

The ADAV802 has a dedicated control port to allow the internal registers of the ADAV802 to be accessed. Each of the internal registers is 8 bits wide. Where bits are described as reserved (RES) these bits should be programmed as zero.

SPI Interface

Control of the ADAV802 is via an SPI compatible serial port. The SPI control port is a 4 wire serial control port with one cycle of data transfer consisting of 16 bits. Figure 36 shows the format of an SPI write/read of the ADAV802. The transfer of data is initiated on the falling edge of CLATCH. The data presented on the first 7 CCLKs represents the register address required to be written to or read from. The 8th bit of data is a

Read/Write bit. If this bit is low the following 8 bits of data will be loaded to register address provided. If this bit is high a read operation is indicated. The contents of the register address will be clocked out on the COUT pin on the following 8 CCLKs. For a read operation the data bits after the Read/Write bits are ignored.



Block Reads and Writes

The ADAV802 provides the user with the ability to write to or read from a block of registers in one continuous operation. In SPI mode, the CLATCH line should be held low for longer than the 16 CCLK periods to use the block read/write mode. For a write operation, once the LSB has been clocked into the ADAV802, on the 16th CCLK the register address as specified by the first 7 bits of the write operation is incremented and the next 8 bits will be clocked into the next Register Address. The read operation is similar. Once the LSB of a read register operation has been clocked out the Register Address is incremented and the data from the next register will be clocked out on the following 8 CCLKs. Figure 39 and Figure 40 show the timing diagrams for the block write and read operations.




Figure 40. SPI Block Reade Operatio

Preliminary Technical Data

Table 26. SRC & Clock Control Register

			CLK2-	CLK2-	CLK1-	CLK1-	MCLK-	MCLK-				
	SRCDIV1	SRCDIV	DIV1	DIV0	DIV1	DIV0	SEL1	SEL0				
	7	6	5	4	3	2	1	0				
ADDRESS = 0000000												
SRCDIV1-0	Divides the SR	C Master Clock										
	00 = The SRC N	1aster Clock is not d	livided									
	01 = The SRC N	laster Clock is divid	ed by 1.5									
	10 = The SRC N	laster Clock is divid	ed by 2									
	11= The SRC M	aster Clock is divide	ed by 3									
CLK2DIV1-0	Clock Divider for Internal Clock 2 (ICLK2)											
	00 = Divide by 1											
	01 = Divide by 1.5											
	10 = Divide by 2											
	11 = Divide by	3										
CLK1DIV1-0	Clock Divider for Internal Clock 1 (ICLK1)											
	00 = Divide by 1											
	01 = Divide by 1.5											
	10 = Divide by 2											
	11 = Divide by	3										
MCLKSEL1-0	Clock Selection for the SRC Master Clock											
	00 = Internal Clock 1											
	01 = Internal Clock 2											
	$10 = PLL Recovered Clock (512 \times f_s)$											
	11 = PLL Recovered Clock (256 × fs)											

Table 27. SPDIF Loopback Control Register

^	RES	RES	RES	RES	RES	RES	RES	TxMUX		
	7	6	5	4	3	2	1	0		
ADDRESS = 0000011										
TxMUX	Selects the source for SPDIF Output (DITOUT)									
	0 = SPDIF Transmitter - Normal Mode									
	1 = DIRIN - Loopback Mode									

ADAV802

Table 28. Playback Port Control Register

	RES	RES	RES	CLKSRC1	CLKSRC0	SPMODE2	SPMODE1	SPMODEO			
	7	6	5	4	3	2	1	0			
ADDRESS = 0000100											
CLKSRC1-0	Select	s the Cloo	k Source	for generating	the ILRCLK and IE	BCLK					
	00 = Ir	nput Port	is a Slave	2							
	01 = Recovered PLL Clock										
	10 = Internal Clock 1										
	11 = Internal Clock 2										
SPMODE1-0	Selects the serial format of the Playback Port										
	000 = Left Justified										
	$001 = I^2S$										
	100 = 24 Bit Right Justified										
	101 = 20 Bit Right Justified										
	110 = 18 Bit Right Justified										
	111 =	16 Bit Rig	ht Justifi	ed							

Table 29. Auxiliary Input Port Register

	RES	RES	RES	CLKSRC1	CLKSRC0	SPMODE2	SPMODE1	SPMODE0			
	7	6	5	4	3	2	1	0			
ADDRESS = 0000101											
CLKSRC1-0	Select	s the Clo	ck Source	e for generating	the IAUXLRCLK	and IAXUBCLK					
	00 = Ir	nput Port	is a Slav	e							
	01 = R	ecovered	PLL Clo	ck							
	10 = Internal Clock 1										
	11 = Internal Clock 2										
SPMODE1-0	Selects the serial format of Auxiliary Input Port										
	000 = Left Justified										
	$001 = I^2 S$										
	100 = 24 Bit Right Justified										
	101 = 20 Bit Right Justified										
	110 = 18 Bit Right Justified										
	111 = 16 Bit Right Justified										

Table 30. Record Port Control Register

	RES	RES	CLKSRC1	CLKSRC0	WLEN1	WLEN0	SPMODE1	SPMODE0			
	7	6	5	4	3	2	1	0			
ADDRESS = 0000110											
RES	Reserv	ved									
CLKSRC1-0	Select	ts the Clock	Source for gener	ating the OLRCL	K and OBCLK						
	00 = F	Record Port	is a Slave								
	01 = F	Recovered F	LL Clock								
	10 = Internal Clock 1										
	11 = li	nternal Clo	ck 2								
WLEN1-0	Select	ts the Serial	Output Word Ler	ngth							
	00 = 2	24 Bits									
	01 = 2	20 Bits									
	10 = 1	8 Bits									
	11 = 1	6 Bits									
SPMODE1-0	Select	ts the serial	format of the Rec	ord Port							
	00 = L	eft Justified	ł								
	$01 = 1^{2}$	² S									
	10 = F	Reserved									
	11 = F	Right Justifi	ed								

Table 31. Auxiliary Output Port Register

	RES	RES	CLKSRC1	CLKSRC0	WLEN1	WLENO	SPMODE1	SPMODE0		
	7	6	5	4	3	2	1	0		
ADDRESS = 0000111										
RES	Reserv	ved								
CLKSRC1-0	Select	s the Clock	Source for gener	ating the OAUX	(LRCLK and O	AUXBCLK				
	00 = A	Auxiliary Re	cord Port is a Slav	/e						
	01 = F	Recovered P	LL Clock							
	10 = Internal Clock 1									
	11 = lı	nternal Clo	ck 2							
WLEN1-0	Selects the Serial Output Word Length									
	00 = 2	4 Bit								
	01 = 20 Bits									
	10 = 18 Bits									
	11 = 16 Bits									
SPMODE1-0	Selects the serial format of the Auxiliary Record Port									
	00 = L	eft Justified	ł							
	$01 = l^2$	² S								
	10 = F	Reserved								
	11 = R	Right Justifie	ed							

ADAV802

Table 32. Group Delay and Mute Register

	MUTE_SRC	GRPDLY6-0
	7	6,5,4,3,2,1,0
ADDRESS = 0001000		
MUTE_SRC	Soft Mutes the Output of th	eSample Rate Converter
	0 = No Mute	
	1 = Soft Mute	
GRPDLY6-0	Adds delay to the Sample R	ate Converter FIR filter by GRPDLY6-0 Input Samples
	0000000 = No Delay	
	0000001 = 1 Sample Delay	
	0000010 = 2 Sample Delay	
	1111110 = 126 Sample Dela	у
	1111111 = 127 Sample Dela	У

Table 33. Receiver Configuration 1 Register

	NO- CLOCK	RXCLK1-0	AUTO_DEEMPH	ERR1-0	LOCK1-0
	7	6,5	4	3,2	1,0
ADDRESS = 0001001					
NOCLOCK	Selects the source	of the Receiver Clock	when the PLL is not locked		
	0 = The Recovered	PLL Clock is used			
	1 = ICLK1 is used				
RXCLK1-0	Determines the ov	versampling ratio of t	he Recovered Receiver Clock		
	00 = RxCLK is a 12	$8 \times f_s$ recovered clock			
	01 = RxCLK is a 25	$6 \times f_s$ recovered clock			
	10 = RxCLK is a 51	$2 \times f_s$ recovered clock			
	11 = Reserved				
AUTO_DEEMPH	Automatically de-	emphasizes the data	from the receiver based on the	e	
	Channel Status In	formation			
	0 = Automatic De-	emphasis is disabled			
	1 = Automatic De	emphasis is enabled			
ERR1-0	Defines what action	on the receiver should	take if the receiver detects a	parity or	
	biphase error				
	00 = No action wi	l be taken			
	01 = The last valid	sample is held			
	10 = The invalid sa	ample is replaced with	n zeros		
	11 = Reserved				
LOCK1-0	Defines what action	on the receiver should	I take if the PLL loses lock.		
	00 = No action wi	l be taken			
	01 = The last valid	sample will be held			
	10 = Zeros will be	sent out after the last	: valid sample		
	11 = Soft Mute of	the last valid audio sa	imple		

Table 34. Receiver Configuration 2 Register

			SP_PLL_			NO NON-	NO_
	RxMUTE	SP-PLL	SEL1-0	RES	RES	AUDIO	VALIDITY
	7	6	5,4	3	2	1	0
ADDRESS = 000	1010						
RxMUTE	Hard Mutes the Au	udio Output for the	AES3/SPDIF Receive	er			
	0 = AES3/SPDIF Re	eceiver is not muted	k				
	1 = AES3/SPDIF Re	eceiver is muted					
SP_PLL	The AES3/SPDIF R reference clock	eceiver PLL will acc	ept a Left/Right Clo	ck from one of th	e four serial	ports as the PLL	
	0 = Left/Right Clo	ck generated from t	the AES3/SPDIF prea	ambles is the refe	erence clock t	o the PLL	
	1 = Left/Right Clo	ck from one of the s	serial ports is the ref	erence clock to t	he PLL		
SP_PLL_SEL1-0	Selects one of the	four serial ports as	the reference clock	to the PLL when	SP_PLL is set	:	
	00 = Playback Por	t is selected					
	01 = Auxiliary Inp	ut Port is selected					
	10 = Record Port i	s selected					
	11 = Auxiliary Out	put Port is selected					
NO NONAUDIO	Converter (SRC). If	the NONAUDIO da		C, etc. as defined	by the IEC6	into the Sample Rat 1937 standard, then t tate of this bit	
	0 = AES3/SPDIF Re	eceiver data will be	sent to the SRC				
	1 = Data fro the A	ES3/SPDIF Receiver	will not be allowed	into the SRC if th	e NONAUDI	D bit is set	
NO_VALIDITY	When the VALIDIT	Y bit is set data from	m the AES3/SPDIF R	eceiver will not b	e allowed in	to the SRC	
	0 = AES3/SPDIF Re	eceiver data will be	sent to the SRC				
	1 = Data from the	AES3/SPDIF Receiv	er will not be allowe	ed into the SRC if	the VALIDIT	' bit is set	

Table 35. Receiver Buffer Configuration Register

		RES	RES	RxBCONF5	RxBCONF4	RxBCONF3	RxBCONF2-1	RxBCONFO
		7	6	5	4	3	2,1	0
ADDRESS = 000	01011							
RxBCONF5	If the user bits are fo User Bit interrupt is						y is detected, the	
	0 = The User Bit inte	errupt is	enabled	in the normal mo	ode.			
	1 = If the DAT catego bit	ory is de	etected,	the User bit interr	upt is only enable	d if there is a char	nge in the Start (ID)	
RxBCONF4	This bit determines separated between			el A and Channel	B User Bits are stor	red in the buffer to	ogether or	
	0 = The User Bits are	e stored	togethe	r				
	1 = The User Bits are	e stored	separate	ely				
RxBCONF3	Defines the function	າ of RxC	SBINT					
	0 = RxCSBINT will be	e set wh	en a nev	v block of receive	r channel status is	read, which is 192	2 audio frames	
	1 = RxCSBINT will be previous channel st			irst five bytes of t	he receiver channe	el status block cha	anges from the	
RxBCONF2-1	Defines the User Bit	Buffer						
	00 = User Bits are ig	nored						
	01 = Update the sec	ond use	er bit bul	fer when the first	user bit buffer is f	ull		
	10 = Format the rec the PRO bit is not se						e PRO bit is set. If	
	11 = Reserved							
RxBCONF0	Defines the User Bit	buffer s	ize if Rxl	BCONF2-1 = 01				
	0 = 384 Bits with Pre	eamble-	Z as the	start of the buffe	r			
	1 = 768 Bits with Pre	eamble-	Z as the	start of the buffe	r			

ADAV802

Table 36. Transmitter Control Register

	RES	Tx-VALIDITY	Tx-RATIO2-0	TxCLK SEL1-0	Tx-ENABLE
	7	6	5,4,3	2,1	0
ADDRESS = 000	1100				
TxVALIDITY	This bit is use	ed to set or clear the VAL	IDITY bit in the AES3/SPDIF	Transmit stream	
	0 = Audio is s	suitable for D/A conversi	on		
	1 = Audio is r	not suitable for D/A conv	<i>r</i> ersion		
TxRATIO2-0	Determines t	he AES3/SPDIF Transmit	to AES3/SPDIF Receiver rat	tio	
	000 = Transm	nitter to Receiver Ratio is	1:1		
	001 = Transm	nitter to Receiver Ratio is	1:2		
	010 = Transm	nitter to Receiver Ratio is	1:4		
	101 = Transm	nitter to Receiver Ratio is	2:1		
	110 = Transm	nitter to Receiver Ratio is	4:1		
TxCLKSEL1-0	Selects the c	lock source for the AES3	/SPDIF Transmitter		
	00 = Internal	Clock 1 is the clock sour	ce for the Transmitter		
	01 = Internal	Clock 2 is the clock sour	ce for the Transmitter		
	10 = The reco	overed PLL clock is the cl	ock source for the Transmit	ter	
	11 = Reserve	d			
TxENABLE	Enables the A	AES3/SPDIF Transmitter			
	0 = The AES3	/SPDIF Transmitter is dis	abled		
	1 = The AES3	/SPDIF Transmitter is en	abled		

Table 37. Transmitter Buffer Configuration Register

	IU_Zeros3-0	TxBCONF3	TxBCONF2-1	TxBCONF0					
	7,6,5,4	3	2,1	0					
ADDRESS = 0001101									
IU_Zeros3-0	Determines the num maximum of 8	ber of zeros to be stuffed b	etween IUs in a message up to	a					
	0000 = 0								
	0001 = 1								
	0111 = 7								
	1000 = 8								
TxBCONF3	The Transmitter User Bits can be stored in separate buffers or stored together								
	0 = The User Bits are stored together								
	1 = The User Bits are	stored seperately							
TxBCONF2-1	Configures the Transmitter User Bit Buffer.								
	00 = Zeros are transmitted for the User Bits								
	01 = The transmitter User Bit buffer size is configured according to TxBCONF0								
	10 = Write the User Bits to the transmit buffer in IUs specified by the IEC60958-3 standard								
	11 = Reserved								
TxBCONF0	Determines the buffer size of the transmitter user bits when TxBCONF2-1 is 01								
	0 = 384 Bits with Pre	amble-Z as the start of the b	ouffer						
	1 = 768 Bits with Pre	amble-Z as the start of the b	ouffer						

Table 38. Channel Status Switch Buffer and Transmitter

			Tx_A/B	Disable_				
	RES	RES	Same	Tx_Copy	RES	RES	TxCSSWITCH	RxCSSWITCH
	7	6	5	4	3	2	1	0
ADDRESS = 0001110								
Tx_A/B_Same				and B are the sa data into the Cl			y read from the Channe	2
	0 = Ch	annel Sta	atus for A and	B are separate				
	1 = Ch	annel Sta	atus for A and	B are the same				
Disable_Tx_Copy		es the co nitter Buf		Channel Status b	its from Tran	smitter Channe	l Status Buffer to SPDIF	
	0 = Co	pying Tra	insmitter Cha	nnel Status is en	abled			
	1 = Co	pying Tra	insmitter Cha	nnel Status is dis	sabled			
RES	Reserv	ved						
RES	Reserv	/ed						
TxCSSWITCH	The to	ggle swit	ch for the Tra	nsmit Channel S	tatus Buffer			
		e 24 byte Jh 0x4F	Transmitter (Channel Status A	Buffer can b	e accessed at a	ddress locations 0x38	
		e 24 byte gh 0x4F	Transmitter (Channel Status B	Buffer can b	e accessed at a	ddress locations 0x38	
RxCSSWITCH	The to	ggle swit	ch for the Red	eive Channel St	atus Buffer			
		e 24 byte Jh 0x37	Receiver Cha	nnel Status A Bu	ıffer can be a	ccessed at add	ress locations 0x20	
		e 24 byte Jh 0x37	Receiver Cha	nnel Status B Bu	iffer can be a	ccessed at addı	ess locations 0x20	

Table 39. Transmitter Message Zeros Most Significant Byte

	MSBZeros7-0
	7,6,5,4,3,2,1,0
ADDRESS = 0001111	
MSBZero7-0	The most significant byte of the number of zeros to be stuffed between IEC60958-3 messages (packets) Default = 0x00

Table 40. Transmitter Message Zeros Least Significant Byte

	LSBZeros7-0
	7,6,5,4,3,2,1,0
ADDRESS = 0010000	
LSBZero7-0	The least significant byte of the number of zeros to be stuffed between IEC60958-3 messages (packets) Default = 0x09

ADAV802

Table 41. Autobuffer Register

	RES	Zero_Stuff_IU	Auto_Ubits	Auto_CSBits	IU_Zeros3-0
	7	6	5	4	3,2,1,0
ADDRESS = 0010	001				
Zero_Stuff_IU		addition or subtraction of a C60958-3 format	zeros between IUs durin	g autobuffering of the	
	0 = No Zeros	added or subtracted			
	1 = Zeros car	n be added or subtracted k	oetween IUs		
Auto_UBits	Enables the transmitter	Jser Bits to be autobuffere	ed between the AES3/SP	DIF receiver and	
	0 = The User	Bits are not autobuffered			
	1 = The User	Bits are autobuffered			
Auto_CSBits	Enables the receiver and	Channel Status bits to be a transmitter	utobuffered between th	ne AES3/SPDIF	
	0 = The Char	nel Status bits are not aut	obuffered		
	1 = The Char	inel Status bits are autobu	ffered		
IU_Zeros3-0		imum number of zero stul g up to a maximum of 8	ffing to be added betwe	en IUs while	
	0000 = 0				
	0001 = 1				
	0111 = 7				
	1000 = 8				

Table 42. Sample Rate Ratio MSB Register (Read Only)

	RES	SRCRATIO14-SRCRATIO08
	7	6,5,4,3,2,1,0
ADDRESS = 0010010		
SRCRATIO14-08	The seven most significant bits of the fifteen bit sample rate ratio	

Table 43. Sample Rate Ratio LSB Register (Read Only

	SRCRATIO07-SRCRATIO01
	7,6,5,4,3,2,1,0
ADDRESS = 0010011	
SRCRATIO07-00	The eight least significant bits of the fifteen bit sample rate ratio

Table 44. Preamble-C MSB Register (Read Only)

	PRE_C15-PRE_08
	7,6,5,4,3,2,1,0
ADDRESS = 0010100	
PRE_C15-08	The eight most significant bits of the sixteen bit Preamble-C when Nonaudio data is detected according to the IEC60937 standard, otherwise bits show zeros

Table 45. Preamble-C LSB Register (Read Only)

	PRE_C07-PRE_C00
	7,6,5,4,3,2,1,0
ADDRESS = 0010101	
PRE_C07-00	The eight least significant bits of the sixteen bit Preamble-C when Nonaudio data is detected according to the IEC60937 standard, otherwise bits show zeros

Table 46. Preamble-D MSB Register (Read Only)

	PRE_D15-PRE_D08				
	7,6,5,4,3,2,1,0				
ADDRESS = 0010110					
PRE_D15-08	The eight most significant bits of the sixteen bit Preamble-D when Nonaudio data is detected according to the IEC60937 standard, otherwise bits show zeros. When subframe Nonaudio is used this becomes the 8 most significant bits of the 16 bit Preamble-C of Channel B				

Table 47. Preamble-D LSB Register (Read Only)

	PRE_D07-PRE_D00
	7,6,5,4,3,2,1,0
ADDRESS = 0010111	
PRE_D07-00	The eight least significant bits of the sixteen bit Preamble-D when Nonaudio data is detected according to the IEC60937 standard, otherwise bits show zeros When subframe Nonaudio is used this becomes the 8 most significant bits of the 16 bit Preamble-C of Channel B

Table 48. Receiver Error Register (Read Only)

			Non-	NonAudio	CRC-	No-	BiPhase/		
	RxValidity	Emphasis	Audio	Preamble	Error	Stream	Parity	Lock	
	7	6	5	4	3	2	1	0	
ADDRESS = 0011000									
RxValidity	This is the VALIDITY bit in the AES3 Received stream								
Emphasis	This bit will be set if the audio data is preemphasized. Once it has been read it will remain high and not generate an interrupt unless it changes state								
NonAudio	This bit will be set when Channel Status Bit 1 (Nonaudio) is set. Once it has been read it will not generate another interrupt unless the data becomes audio or the type of nonaudio data changes								
NonAudio Preamble	This bit will be set if the audio data is nonaudio due to the detection of a Preamble. The NonAudio Preamble Type register will indicate what type of preamble was detected. Once read it will remain in its state and not generate an interrupt unless it has changed state								
CRCError	This bit is the error flag for the channel status CRC error check. This bit will not clear until the Receiver Error Register is read								
NoStream	This bit will be set if there is no AES3/SPDIF stream present at the AES3/SPDIF receiver. Once read it will remain high and not generate an interrupt unless its changes state.								
BiPhase/Parity	This bit will be set if a biphase or parity error occurred in the AES3/SPDIF stream. This bit will not be cleared until the register is read.								
Lock	This bit will be set if the PLL has locked or cleared when the PLL loses lock. Once read it will remain in its state and not generate an interrupt unless it has changed state.								

Table 49. Receiver Error Mask Register

				NonAudio	CRC		BiPhase/					
	RxValidity	Emphasis	Nonaudio	Preamble	Error	Nostream	Parity	Lock				
	Mask	Mask	Mask	Mask	Mask	Mask	Mask	Mask				
	7	б	5	4	3	2	1	0				
ADDRESS = 0011001												
RxValidity Mask	Masks the RxValidity bit from generating an interrupt											
	0= The RxVali	dity bit will not	generate an int	errupt								
	1 = The RxVvalidity bit will generate and interrupt											
Emphasis Mask	Masks the Emphasis bit from generating an interrupt											
	0 = The Emphasis bit will not generate an interrupt											
	1 = The Emphasis bit will generate and interrupt											
NonAudio Mask	Masks the NonAudio bit from generating an interrupt											
	0 = The NonAudio bit will not generate an interrupt											
	1 = The NonAudio bit will generate and interrupt											
Non Audio Preamble Mask	Masks the NonAudio Preamble bit from generating an interrupt											
	0 = The NonA	udio Preamble	bit will not gene	erate an interrup	t							
	1 = The NonA	udio Preamble	bit will generate	e and interrupt								
CRCError Mask	Masks the CR	C Error bit from	generating an i	nterrupt								
	0 = The CRC Error bit will not generate an interrupt											
	1 = The CRC E	rror bit will gen	erate and interr	upt								
NoStream Mask	Masks the NoStream bit from generating an interrupt											
	0 = The NoStream bit will not generate an interrupt											
	1 = The NoStream bit will generate an interrupt											
BiPhase/Parity Mask	Masks the BiP	hase/Parity bit	from generating	g an interrupt								
	0 = The BiPha	se/Parity bit wil	ll not generate a	n interrupt								
	1 = The BiPha	se/Parity bit wil	ll generate an in	terrupt								
Lock Mask	Masks the Loo	ck bit from gene	erating an interr	upt								
	0 = The Lock	0 = The Lock bit will not generate an interrupt										
	1 = The Lock	bit will generate	e an interrupt									

Table 50. Sample Rate Converter Error Register (Read Only)

						A1/21	01/22	
	RES	RES	RES	RES	TOO_SLOW	OVRL	OVRR	MUTE_IND
	7	6	5	4	3	2	1	0
ADDRESS = 0	011010							
TOO_SLOW	This bit convolu		clock to the SR	C is too slow, i.e	. there are not enoug	h clock cycles	to complete th	e internal
OVRL				ut Data of the sa ed until the regi	ample rate converter ister is read.	has gone ove	r the full-scale ra	ange and has
OVRR			5	put Data of the ed until the regi	sample rate converte ster is read.	er has gone ov	ver the full-scale	range and has
MUTE_IND	output	of the SRC can		uired, until the	Mode and clicks or po SRC is in Slow Mode.			

Preliminary Technical Data

Table 51. Sample Rate Converter Error Mask Register

	RES	RES	RES	RES	RES	OVRL Mask	OVRR Mask	MUTE_IND MASK			
	7	6	5	4	3	2	1	0			
ADDRESS = 0011011											
OVRL Mask	Masks	the OVRL fr	om genera	ting an inte	rrupt						
	0 = The	OVRL bit w	/ill not gen	erate an int	errupt						
	1 = The	= The OVRL bit will generate an interrupt									
OVRR Mask	Masks	the OVRR fr	om genera	ting an inte	rrupt						
	0 = The	OVRR bit v	vill not gen	erate an int	errupt						
	1 = The	OVRR bit v	vill generat	e an interru	pt Reserve	d					
MUTE_IND MASK	Masks	the MUTE_I	ND from ge	enerating a	n interrupt						
	0 = The	MUTE_IND) bit will no	t generate a	an interrup	t					
	1 = The	MUTE_INC) bit will ge	nerate an i	nterrupt						

Table 52. Interrupt Status Register

	SRC	TxCST-	TxUB-	TxCS-	RxCS-	RxUB-	RxCS-	Rx-
	Error	INT	INT	INT	DIFF	INT	BINT	ERROR
	7	6	5	4	3	2	1	0
ADDRESS =	0011100							
SRCERROR		ill be set if one of ate Converter Errc						ely read the
TxCSTINT		ill be set if a write vied from transmit				ade while transr	nitter channel st	atus bits were
TxUBINT	This bit w	ill be set if the SPI	DIF Transmit buf	fer is empty. Thi	is bit will remain	high until the li	nterrupt Status r	register is read.
TxCSINT		ill be set if the trai the Interrupt Stat			er has transmitt	ed its block of cl	nannel status. Th	nis bit will remain
RxCSDIFF		ill be set if the rec gh until read but (different from th	ne receiver Chan	inel Status B cloo	ck. This bit will
RxUBINT		ill be set if the Rec jister is read.	ceiver User bit b	uffer has a new	block or messag	ge. This bit will re	emain high until	the Interrupt
RxCSBINT		ill be set if a new l 3 = 1. This bit will					annel status has	changed when
RxERROR		ill be set if one of ster. This bit will re					uld immediately	y read the Receiver

ADAV802

Table 53. Interrupt Status Mask Register

	SRCError	TxCSTINT	TxUBINT	TxCSBINT		RxUBINT	RxCSBINT	RxError
	Mask	Mask	Mask	Mask	RES	Mask	Mask	Mask
	7	6	5	4	3	2	1	0
ADDRESS = 0011101		DEFAULT V	ALUE = 0x00					
SRCError Mask	Masks the SF	RCError bit from	generating an i	nterrupt				
	0 = The SRCE	Error bit will not	generate an int	errupt				
	1 = The SRCE	Error bit will ger						
TxCSTINT Mask	Masks the Tx	CSTBINT bit fro	m generating ar	n interrupt				
	0 = The TxSC	TINT bit will no	t generate an in	terrupt				
	1 = The TxCS	TINT bit will gei	nerate and inter	rupt				
TxUBINT Mask	Masks the Tx	UBINT bit from	generating an ii	nterrupt				
	0 = The TxUE	BINT bit will not	generate an inte	errupt				
	1 = The TxUE	BINT bit will gen	erate and interr	upt				
RxUBINT Mask	Masks the R	UBINT bit from	generating an i	nterrupt				
	0 = The RxUE	BINT bit will not	generate an int	errupt				
	1 = The RxUE	BINT bit will gen	erate and interr	upt				
RxCSBINT Mask	Masks the R	CSBINT bit fron	n generating an	interrupt				
	0 = The RxCS	BINT bit will no	t generate an in	terrupt				
	1 = The RxCS	BINT bit will ge	nerate an interr	upt				
RxError Mask	Masks the R	Error bit from g	enerating an in	terrupt				
	0 = The RxEr	ror bit will not g	jenerate an inte	rrupt				
	1 = The RxEr	ror bit will gene	rate an interrup	t				

Table 54. Mute and Deemphasis Register

	RES	RES	TxMUTE	RES	RES	SRC_DEEM1-0	RES			
	7	6	5	4	3	2,1	0			
ADDRESS = 0011110			DEF	AULT VALUE	= 0x00					
TxMUTE	Mutes t	Mutes the AES3/SPDIF Transmitter								
	0 = The	Transmitter	is not muted							
	1 = The Transmitter is muted									
SRC_DEEM1-0	Selects	the Deemp	hasis Filter for the	input data to	the Sample	e Rate Converter				
	00 = No	Deemphas	is							
	01 = 32	kHz Deemp	ohasis							
	10 = 44	l.1 kHz Deer	nphasis							
	11 = 48	8 kHz Deemp	ohasis							

Table 55. NonAudio	Dreamble Type	Ponistor	(Read Only)
Table 55. NonAudio	rieanible Type	Register	(Reau Omy)

				DTS-CD	Non Audio	Non Audio	Non Audio	Non Audio	
	RES	RES	RES	RES	Preamble	Frame	Subframe_A	Subframe_B	
	7	6	5	4	3	2	1	0	
ADDRESS = 0011111		DEFA	ULT VAL	JE = 0x					
DTS-CD Preamble	Will b	Vill be set if the DTS-CD Preamble is detect							
NonAudio Frame		This bit will be set if the data received through the AES3/SPDIF Receiver is nonaudio data according to the IEC61937 standard or nonaudio data according to SMPTE337M							
NonAudio Subframe_A		it will be ding to Sl			ed through Chan	nel A of the AES3/S	SPDIF Receiver is subf	frame nonaudio da	
NonAudio Subframe_B		This bit will be set if the data received through Channel B of the AES3/SPDIF Receiver is subframe nonaudio data according to SMPTE337M							

Table 56. Receiver Channel Status Buffer

	RCSB7	RCSB6	RCSB5	RCSB4	RCSB3	RCSB2	RCSB1	RCSB0
	7	6	5	4	3	2	1	0
ADDRESS - 0100000 to 0110111								

ADDRESS = 0100000 to 0110111

This is the 24 byte Receiver Channel Status Buffer. The PRO bit is stored at address location 0x20, bit 0. This buffer is read only if the channel status is not autobuffered between the receiver and transmitter.

Table 57. Transmitter Channel Status Buffer

	TCSB7	TCSB6	TCSB5	TCSB4	TCSB3	TCSB2	TCSB1	TCSB0
	7	6	5	4	3	2	1	0
ADDRESS = 0111000 to 1001	111							

This is the 24 byte Transmitter Channel Status Buffer. The PRO bit is stored at address location 0x38, bit 0. This buffer is disabled when autobuffering between the receiver and transmitter is enabled.

Table 58. Receiver User Bit Buffer Indirect Address Register

	RxUBADDR07-RxUBADDR00
	7,6,5,4,3,2,1,0
ADDRESS = 1010000	
RxUBADDR07-00	Indirect Address pointing to the address location in the Receiver User Bit buffer

Table 59. Receiver User Bit Buffer Data Registe

	RxUBDATA07-RxUBDATA00
	7,6,5,4,3,2,1,0
ADDRESS = 1010001	
RxUBDATA07-00	A read from this register will read 8 bits of user data from the Receiver User bit buffer pointed to by RxUBADDR7-0. This buffer can be written to when autobuffering of the user bits is enabled otherwise it is a read only buffer

Table 60. Transmitter User Bit Buffer Indirect Address Register

	TxUBADDR07-TxUBADDR00	
	7,6,5,4,3,2,1,0	
ADDRESS = 1010010		
TxUBADDR07-00	Indirect Address pointing to the address location in the Transmitter User Bit buffer	

Table 61. Transmitter User Bit Buffer Data Register

	TxUBDATA07-TxUBDATA00
	7,6,5,4,3,2,1,0
ADDRESS = 1010011	
TxUBDATA07-00	A write to this register will write 8 bits of user data to the Transmit User bit buffer pointed to by TxUBADDR7-0. When User Bit autobuffering is enabled this buffer is disabled.

Table 62. Q Subcode CRC Error Status Register (Read Only)

	RES	RES	RES	RES	RES	RES	QCRCERROR	QSUB
	7	6	5	4	3	2	1	0
ADDRESS = 10	010100							
QCRCERROR		vill be set if th e cleared onc		-	code fails. Thi	s bit will rem	ain high but will not gener	rate an interrupt. This
QSUB	This bit v	vill be set if a	Q subcode h	as been read	into the Q su	bcode buffer		

Table 63. Q Subcode Buffe

ADDRESS	BIT7	BIT6	BIT5	BIT4	BIT3	BIT2	BIT1	BIT0
0x55	Address	Address	Address	Address	Control	Control	Control	Control
0x56	Track Number							
0x57	Index							
0x58	Minute							
0x59	Second							
0x5A	Frame							
0x5B	Zero							
0x5C	Absolute Minute							
0x5D	Absolute Second							
0x5E	Absolute Frame							

Preliminary Technical Data

Table 64. Datapath Control Register 1

	SRC1	SRC0	REC2	REC1	REC0	AUXO2	AUXO1	AUXO0
	7	6	5	4	3	2	1	0
ADDRESS =	1100010							
SRC1-0	Datapath Source Select for	or Sample Rate Co	onverter(SRC)					
	00 = ADC							
	01 = DIR							
	10 = Playback							
	11 = Auxiliary In							
REC2-0	Datapath Source Select for	or Record Output	Port					
	000 = ADC							
	001 = DIR							
	010 = Playback							
	011 = Auxiliary In							
	100 = SRC							
AUXO2-0	Datapath Source Select for	or Auxiliary Outpu	ıt Port					
	000 = ADC							
	001 = DIR							
	010 = Playback							
	011 = Auxiliary In							
	100 = SRC							

Table 65. Datapath Control Register 2

	RES	RES	DAC2	DAC1	DAC0	DIT2	DIT1	DIT0
	7	6	5	4	3	2	1	0
ADDRESS =	= 1100011							
DAC2-0	Datapath Source Sel	ect for DAC						
	000 = ADC							
	001 = DIR							
	010 = Playback							
	011 = Auxiliary In							
	100 = SRC							
DIT2-0	Datapath Source Sel	ect for DIT						
	000 = ADC							
	001 = DIR							
	010 = Playback							
	011 = Auxiliary In							
	100 = SRC							

ADAV802

Table 66. DAC Control Register 1

	DR_ALL	DR_DIG	CHSEL1	CHSEL0	POL1	POL0	MUTER	MUTEL
	7	6	5	4	3	2	1	0
ADDRESS = 1	1100100							
DR_ALL	Hard Reset and Powerdown							
	0 = Normal, Output pins go to							
DR_ALL	1 = Hard Reset & Low Power, O DAC Digital Reset	utput pins go to	AGND					
	0 = Normal							
	1 = Reset All except registers							
CHSEL1-0	DAC Channel Select							
	00 = Normal Left-Right							
	01 = Both Right							
	10 = Both Left							
	11 = Swapped, Right-Left							
POL1-0	DAC Channel Polarity							
	00 = Both Positive							
	01 = Left Negative							
	10 = Right Negative							
	11 = Both Negative							
MUTER	Mute Right Channel							
	0 = Normal							
	1 = Mute							
MUTEL	Mute Left Channel							
	0 = Normal							
	1 = Mute							

Table 67. DAC Control Register 2

	RES	RES	DMCLK1	DMCLK0	DFS	DFS0	DEEM1	DEEMO
	7	6	5	4	3	2	1	0
ADDRESS = 110	00101							
DMCLK1-0	DAC MCLK	Divider						
	00 = MCLK							
	01 = MCLK/	1.5						
	10 = MCLK/	2						
	11 = MCLK/	3						
DFS1-0	DAC Interpo	olator Select						
	$00 = 8 \times (M)$	$CLK = 256 \times f_s$)						
	$01 = 4 \times (M)$	$CLK = 128 \times f_s$)						
	$10 = 2 \times (M)$	$CLK = 64 \times f_s$)						
	11 = Reserv	red						
DEEM1-0	DAC De-em	phasis Select (00 = None					
	01 = 44.1 kł	Ηz						
	10 = 32 kHz	<u>:</u>						
	11 = 48 kHz	1						

Preliminary Technical Data

Table 68. DAC Control Register 3

	RES	RES	RES	RES	RES	ZFVOL	ZFDATA	ZFPOL
	7	6	5	4	3	2	1	0
ADDRESS =	1100110							
ZFVOL	DAC Zero Flag on Mut	te and Zero Volu	ime					
	0 = Enabled							
	1 = Disabled							
ZFDATA	DAC Zero Flag on Zero	o Data Disable						
	0 = Enabled							
	1 = Disabled							
ZFPOL	DAC Zero Flag Polarity	/						
	0 = Active High							
	1 = Active Low							

Table 69. DAC Control Register 4

	RES	INTRPT	ZEROSEL1	ZEROSEL0	RES	RES	RES	RES
	7	6	5	4	3	2	1	0
ADDRESS = 1100	111							
INTRPT	This bit selec	ts the functionality of th	e ZEROL/INT pin					
	0 = The pin f	unctions as a ZEROL flag	pin					
	1 = The pin f	unctions as an interrupt	pin					
ZEROSEL1-0	These bits co	ontrol the functionality o	f the ZEROR pin when t	he ZEROL/INT pin is	used as an	interrup	t	
	00 = The pin	functions as a ZEROR fla	ig pin					
	01 = The pin	functions as a ZEROL fla	g pin					
	10 = The pin	is asserted when either	the Left or Right channe	el is zero				
	10 = The pin	is asserted when both the	he Left and Right chanr	iels are zero				

Table 70. DAC Left Volume Register

	DVOLL7	DVOLL6	DVOLL5	DVOLL4	DVOLL3	DVOLL2	DVOLL1	DVOLL0
	7	6	5	4	3	2	1	0
ADDRESS = 1	1101000							
DVOLL7-0	DAC Left Channel Volu							
	1111111 = 0dBFS							
	1111110 = -0.375dBFS	5						
	0000000 = -95.625dBF	S						

Table / I. DAC	C Right Volume Regist	DVOLR6	DVOLR5	DVOLR4	DVOLR3	DVOLR2	DVOLR1	DVOLRO
	7	6	5	4	3	2	1	0
ADDRESS = 11	101001							
DVOLL7-0	DAC Right Channe	l Volume Contro						
	1111111 = 0dBFS							
	1111110 = -0.375d	BFS						
	0000000 = -95.625	dBFS						

ADAV802

Table 72. DAC Left Peak Volume Register

	RES	RES	DLP5	DLP4	DLP3	DLP2	DLP1	DLP0
	7	6	5	4	3	2	1	0
ADDRESS =	: 1101010							
DLP5-0	DAC Left Channel Peak V	olume Detection	n					
	000000 = 0dBFS							
	000001 = -1dBFS							
	111111 = -63dBFS							

Table 73. DAC Right Peak Volume Register

	RES	RES	DRP5	DRP4	DRP3	DRP2	DRP1	DRP0
	7	6	5	4	3	2	1	0
ADDRESS =	1101011							
DRP5-0	DAC Right Channel	Peak Volume	Detection					
	000000 = 0dBFS							
	000001 = -1dBFS							
	111111 = -63dBFS							

Table 74. ADC Left Channel PGA Gain Register

	RES	RES	AGL5	AGL4	AGL3	AGL2	AGL1	AGL0	
	7	6	5	4	3	2	1	0	
ADDRESS =	1101100								
AGL5-0	PGA Left Channel	Gain Control							
	000000 = 0 dB								
	000001 = +0.5 dB								
	101111 = +23.5 dE	5							
	110000 = +24 dB								
	111111 = +24 dB								

Table 75. ADC Right Channel PGA Gain Register

	RES	RES	AGR5	AGR4	AGR3	AGR2	AGR1	AGRO
	7	6	5	4	3	2	1	0
ADDRESS =	1101101							
AGR5-0	PGA Right Channel Gai	n Control						
	000000 = 0 dB							
	000001 = +0.5 dB							
	101111 = +23.5 dB							
	110000 = +24 dB							
	111111 = +24 dB							

Preliminary Technical Data

Table 76. ADC Control Register 1

	АМС	HPF	PWRDWN	AND_PD	MUTER	MUTEL	PLPD	PRPD
	7	6	5	4	3	2	1	0
ADDRESS = 1	101110							
АМС	ADC Modulator Clock							
	$0 = ADC MCLK/2 (128 \times f_s)$							
	$1 = ADC MCLK/4 (64 \times f_s)$							
HPF	High Pass Filter Enable							
	0 = Normal							
	1 = HPF Enabled							
PWRDWN	ADC Powerdown							
	0 = Normal							
	1 = Powerdown							
ANA_PD	ADC Analog Section Powed	down						
	0 = Normal							
	1 = Powedown							
MUTER	Mute ADC Right Channel							
	0 = Normal							
	1 = Muted							
MUTEL	Mute ADC Left Channel							
	0 = Normal							
	1 = Muted							
PLPD	PGA Left Powerdown							
	0 = Normal							
	1 = Powerdown							
PRPD	PGA Right Powerdown							
	0 = Normal							
	1 = Powerdown							

Table 77. ADC Control Register 2

	RES	RES	RES	BUF_PD	RES	RES	MCD1	MCD0	
	7	6	5	4	3	2	1	0	
ADDRESS =	1101111								
BUF_PD	Reference Buff	er Powerdov	vn Control						
	0 = Normal								
	1 = Powerdow	n							
MCD1-0	ADC Master Cl	ock Divider							
	00 = Divide by	1							
	01 = Divide by	2							
	10 = Divide by	3							
	11 = Divide by	1							

Table 78. ADC Left Volume Register

	AVOLL7	AVOLL6	AVOLL5	AVOLL4	AVOLL3	AVOLL2	AVOLL1	AVOLL0		
	7	6	5	4	3	2	1	0		
ADDRESS = 1	110000									
AVOLL7-0	ADC Left Ch	nannel Volume (Control							
	1111111 = 1.0 (0dBFS)									
	1111110 = 0	0.996 (-0.003480	BFS)							
	1000000 = 0	0.5 (-6dBFS)								
	0111111 = 0	0.496 (-6.09dBF	5)							
	0000000 = 0	0.0039 (-48.18dl	3FS)							

ADAV802

Table 79. ADC Right Volume Register

	AVOLR7	AVOLR6	AVOLR5	AVOLR4	AVOLR3	AVOLR2	AVOLR1	AVOLR0
	7	6	5	4	3	2	1	0
ADDRESS = 11	110001							
AVOLR7-0	ADC Right C	hannel Volume	Control					
	1111111 = 1	.0 (0dBFS)						
	1111110 = 0	.996 (-0.00348d	BFS)					
	100000 = 0	.5 (-6dBFS)						
	0111111 = 0	.496 (-6.09dBFS)					
	0000000 = 0	.0039 (-48.18dB	FS)					

Table 80. ADC Left Peak Volume Register

	RES	RES	ALP5	ALP4	ALP3	ALP2	ALP1	ALP0
	7	6	5	4	3	2	1	0
ADDRESS =	= 1110010							
ALP5-0	ADC Left C	Channel Peak Vo	olume Detection					
	000000 =	0dBFS						
	000001 =	-1dBFS						
	1111111 = -	-63dBFS						

	RES	RES	ARP5	ARP4	ARP3	ARP2	ARP1	ARP0			
	7	6	5	4	3	2	1	0			
ADDRESS =	1110011										
ARP5-0	ADC Right Channel Peak Volume Detection										
	000000 = 0dBFS										
	000001 = -1dBFS										
	111111 = -63dBFS										

Table 82. PLL Control Register 1

	RES	RES	MCLKODIV	PLLDIV	PLL2PD	PLL1PD	XTLPD	SYSCLK3
	7	6	5	4	3	2	1	0
ADDRESS = 1	110100							
MCLKODIV	Divide Inpu	ut MCLK by 2 to g	generate MCLKO					
	0 = Disable	d						
	1 = Enableo	d						
PLLDIV	Divide XIN	by 2 to generate	the PLL master cloo	:k				
	0 = Disable	d						
	1 = Enableo	d						
PLL2PD	Powerdow	n PLL2						
	0 = Normal	l						
	1 = Powerd	lown						
PLL1PD	Powerdow	n PLL1						
	0 = Normal	l						
	1 = Powerd	lown						
XTLPD	Powerdow	n XTAL Oscillator						
	0 = Normal	l						
	1 = Powerd	lown						
SYSCLK3	Clock Outp	out for SYSCLK3						
	$0 = 512 \times f_{\odot}$	5						
	$1 = 256 \times f_{s}$	5						

	FS2-1	FS2-1	SEL2	DOUB2	FS1-1	FS1-0	SEL1	DOUB1
	7	6	5	4	3	2	1	0
ADDRESS =	1110101							
FS2_1-0	Sample Rate S	Select for PLL2						
	00 = 48 kHz							
	01 = Reserved	k						
	10 = 32 kHz							
	11 = 44.1 kHz							
SEL2	Oversample F	Ratio Select for	PLL2					
	$0 = 256 \times f_s$							
	$1 = 384 \times f_s$							
DOUB2	Double Select	ted Sample Rat	e on PLL2					
	0 = Disabled							
	1 = Enabled							
FS1-0	Sample Rate S	Select for PLL1						
	00 = 48 kHz							
	01 = Reserved	k						
	10 = 32 kHz							
	11 = 44.1 kHz							
SEL1	Oversample F	Ratio Select for	PLL1					
	$0 = 256 \times f_s$							
	$1 = 384 \times f_s$							
DOUB1	Double Select	ted Sample Rat	e on PLL1					
	0 = Disabled							
	1 = Enabled							

ADAV802

Table 84 .Internal Clocking Control Register 1

	DCLK2	DCLK1	DCLK0	ACLK2	ACLK1	ACLK0	ICLK2-1	ICLK2-0
	7	6	5	4	3	2	1	0
ADDRESS =	1110110							
DCLK2-0	DAC Clock Source Select							
	000 = XIN							
	001 = MCLKI							
	010 = PLLINT1							
	011 = PLLINT2							
	$100 = \text{DIR PLL}(512 \times f_s)$							
	$101 = DIR PLL (256 \times f_s)$							
	110 = XIN							
	111 = XIN							
ACLK2-0	ADC Clock Source Select							
	000 = XIN							
	001 = MCLKI							
	010 = PLLINT1							
	011 = PLLINT2							
	$100 = \text{DIR PLL}(512 \times f_s)$							
	$101 = DIR PLL (256 \times f_s)$							
	110 = XIN							
	111 = XIN							
ICLK2	Source Selector for Internal Cloc	k ICLK2						
	00 = XIN							
	01 = MCLKI							
	10 = PLLINT1							
	11 = PLLINT2							

Preliminary Technical Data

Table 85. Internal Clocking Control Register 2

	RES	RES	RES	ICLK1-1	ICLK1-0	PLL2INT1	PLL2INT0	PLL1INT
	7	б	5	4	3	2	1	0
ADDRESS = 11	10111							
ICLK1-0	Source Selector f	or Internal	Clock ICL	K1				
	00 = XIN							
	01 = MCLKI							
	10 = PLLINT1							
	11 = PLLINT2							
PLL2INT1-0	PLL2 Internal Sel	ector (See F	igure 18)					
	00 = FS2							
	01 = FS2/2							
	10 = FS3							
	11 = FS3/2							
PLL1INT	PLL1 Internal Sel	ector						
	0 = FS1							
	1 = FS1/2							

Table 86. PLL Clock Source Register

	PLL1_Source	PLL2_Source	RES	RES	RES	RES	RES	RES
	7	б	5	4	3	2	1	0
ADDRESS = 11	11000							
PLL1_Source	Selects the clock sou	urce for PLL1						
	0 = XIN							
	1 = MCLKI							
PLL2_Source	Selects the clock sou	urce for PLL2						
	0 = XIN							
	1 = MCLKI							

Table 87. PLL Output Enable Register

	RES	RES	RES	DIRIN_PIN	RES	SYSCLK1	SYSCLK2	SYSCLK3
	7	6	5	4	3	2	1	0
ADDRESS = 1	111010							
DIRIN_PIN	This bit determ	ines the input lev	els of the DIRIN	pin				
	0 = The DIRIN v	vill accept input s	ignals down to 2	200mV according to	AES3 requ	irements		
	1 = The DIRIN v	vill accept input s	ignals as defined	l in Table 13				
SYSCLK1	Enables the SYS	SCLK1 Output						
	0 = Enabled							
	1 = Disabled							
SYSCLK2	Enables the SYS	SCLK2 Output						
	0 = Enabled							
	1 = Disabled							
SYSCLK3	Enables the SYS	SCLK3 Output						
	0 = Enabled							
	1 = Disabled							

ADAV802

Table 88. ALC Control Register 1

	FSSEL1-0	GAINCNTR1-0	RECMODE1-0	LIMDET	ALCEN				
	7,6	5,4	3,2	1	0				
ADDRESS = 1111011		Default = 0x00							
FSSEL1-0	These bits sh	ould equal the sample rate o	of the ADC						
	00 = 96 kHz								
	01 = 48 kHz								
	10 = 32 kHz								
	11 = Reserve	d							
GAINCNTR1-0	These bits determine the limit of the counter used in Limited Recovery Mode								
	00 = 3								
	01 = 7								
	10 = 15								
	11 = 31								
RECMODE1-0	These bits determine which recovery mode is used by the ALC section								
	00 = No Recovery								
	01 = Normal Recovery								
	10 = Limited Recovery								
	11 = Reserve	d							
LIMDET	Limit Detect	Mode							
	0 = ALC is used when either channel exceeds the set limit								
	1 = ALC is use	ed only when both channels	exceed the set limit						
ALCEN	ALC Enable								
	0 = Disable A	LC							
	1 = Enable Al	.C							

Table 89. ALC Control Register 2

	RES	RECTH1-0	ATKTH1-0	RECTIME1-0 ATKTIME	
	7	6,5	4,3	2,1	0
ADDRESS = 1111100		Default = 0x52			
RECTH1-0	Recovery Threshold				
	00 = -2 dB				
	01 = -3 dB				
	10 = -4 dB				
	11 = -6 dB				
ATKTH1-0	Attack Theshold				
	00 = 0 dB				
	01 = -1 dB				
	10 = -2 dB				
	11 = -4 dB				
RECTIME1-0	Recovery Time Selection				
	00 = 32 ms				
	01 = 64 ms				
	10 = 128 ms				
	11 = 256 ms				
ATKTIME	Attack Timer Selection				
	0 = 1 ms				
	1 = 4 ms				

Preliminary Technical Data

Table 90. ALC Control Register 3

	ALC RESET
	7,6,5,4,3,2,1,0
ADDRESS = 1111101	Default = 0x00
ALC RESET	A write to this register will restart the ALC operation. The value written to this register is irrelevant. A read from this register will give the gain reduction factor.

OUTLINE DIMENSIONS




Figure 41. 64-Lead Plastic Quad Flatpack [LQFP] (ST-64) Dimensions shown in inches and (millimeters)

ORDERING GUIDE

Model	Temperature Range	Control Interface	DAC Outputs	Package Options
ADAV802AST	–40°C to +85°C	SPI	Differential	ST-64

 \circledcirc 2003 Analog Devices, Inc. All rights reserved. Trademarks and registered trademarks are the property of their respective owners.



www.analog.com

Rev. Pr G | Page 53 of 53