

$0.4~\Omega$ CMOS, Dual DPDT Switch in WLCSP/LFCSP/TSSOP Packages

ADG888

FEATURES

1.8 V to 5.5 V operation
Ultralow on resistance
0.4 Ω typical
0.6 Ω maximum at 5 V supply

Excellent audio performance, ultralow distortion

0.07 Ω typical

0.14 Ω maximum RoN flatness

High current carrying capability

400 mA continuous

600 mA peak current at 5 V

Automotive temperature range: -40°C to +125°C

Rail-to-rail switching operation

Typical power consumption (<0.1 μW)

APPLICATIONS

Cellular phones
PDAs
MP3 players
Power routing
Battery-powered systems

PCMCIA cards

Modems

Audio and video signal routing

Communication systems

Data switching


GENERAL DESCRIPTION

The ADG888 is a low voltage, dual DPDT (double-pole, double-throw) CMOS device optimized for high performance audio switching. With its low power and small physical size, it is ideal for portable devices.

This device offers ultralow on resistance of less than 0.8 Ω over the full temperature range, making it an ideal solution for applications requiring minimal distortion through the switch. The ADG888 also has the capability of carrying large amounts of current, typically 400 mA at 5 V operation.

When on, each switch conducts equally well in both directions and has an input signal range that extends to the supplies. The ADG888 exhibits break-before-make switching action.

FUNCTIONAL BLOCK DIAGRAM



The ADG888 is available in a 16-ball WLCSP, 16-lead LFCSP, and a 16-lead TSSOP. These packages make the ADG888 the ideal solution for space-constrained applications.

PRODUCT HIGHLIGHTS

- 1. $< 0.6 \Omega$ over full temperature range of -40° C to $+125^{\circ}$ C.
- 2. High current handling capability (400 mA continuous current at 5 V).
- 3. Low THD + N (0.008% typical).
- 4. Tiny 16-ball WLCSP, 16-lead LFCSP, and 16-lead TSSOP.

TABLE OF CONTENTS

Features	. I
Applications	. 1
Functional Block Diagram	. 1
General Description	
Product Highlights	. 1
Revision History	. 2
Specifications	
Absolute Maximum Ratings	. 5

ESD Caution	5
Pin Configurations and Function Descriptions	6
Typical Performance Characteristics	7
Test Circuits	9
Terminology	. 11
Outline Dimensions	. 12
Ordering Guide	. 13

REVISION HISTORY

12/06—Rev. 0 to Rev. A	
Updated Format	Universa
Changes to Table 2	
Changes to Table 3	
Changes to Ordering Guide	

7/05—Revision 0: Initial Version

SPECIFICATIONS

 $V_{\rm DD}$ = 4.2 V to 5.5 V, GND = 0 V, unless otherwise noted.

Table 1.

Parameter	+25°C	B Version 1	Y Version ¹	Unit	Test Conditions/Comments
ANALOG SWITCH					
Analog Signal Range			$0 \ to \ V_{\text{DD}}$	V	
On Resistance (RoN)	0.4			Ω typ	$V_{DD} = 4.2 \text{ V}, V_S = 0 \text{ V to } V_{DD}, I_{DS} = 100 \text{ mA}$
	0.48	0.55	0.6	Ω max	See Figure 16
On Resistance Match Between	0.04			Ω typ	$V_{DD} = 4.2 \text{ V}, V_S = 2.2 \text{ V}, I_{DS} = 100 \text{ mA}$
Channels (ΔR_{ON})				_	
	0.06	0.07	0.075	Ωmax	
On Resistance Flatness (R _{FLAT (ON)})	0.07			Ω typ	$V_{DD} = 4.2 \text{ V}, V_S = 0 \text{ V to } V_{DD}$
	0.11	0.13	0.14	Ω max	$I_{DS} = 100 \text{ mA}$
LEAKAGE CURRENTS					$V_{DD} = 5.5 \text{ V}$
Source Off Leakage Is (Off)	±0.2			nA typ	$V_S = 1 \text{ V}/4.5 \text{ V}, V_D = 4.5 \text{ V}/1 \text{ V}; \text{ see Figure 17}$
Channel On Leakage I _D , I _S (On)	±0.2			nA typ	$V_S = V_D = 1 \text{ V or } 4.5 \text{ V; see Figure } 18$
DIGITAL INPUTS					
Input High Voltage, VINH			2.0	V min	
Input Low Voltage, V _{INL}			8.0	V max	
Input Current					
linl or linh	0.005			μA typ	$V_{IN} = V_{INL} \text{ or } V_{INH}$
			±0.1	μA max	
C _{IN} , Digital Input Capacitance	2			pF typ	
DYNAMIC CHARACTERISTICS ²					
t _{on}	22			ns typ	$R_L = 50 \Omega$, $C_L = 35 pF$
	30	33	35	ns max	$V_S = 3 \text{ V/0 V}$; see Figure 19
t _{OFF}	13			ns typ	$R_L = 50 \Omega, C_L = 35 pF$
	17	18	19	ns max	V _s = 3 V/0 V; see Figure 19
Break-Before-Make Time Delay (t _{BBM})	9			ns typ	$R_L = 50 \Omega$, $C_L = 35 pF$
•			5	ns min	$V_{S1} = V_{S2} = 3 \text{ V}$; see Figure 20
Charge Injection	70			pC typ	$V_s = 0 \text{ V}, R_s = 0 \Omega, C_L = 1 \text{ nF; see Figure 21}$
Off Isolation	-67			dB typ	$R_L = 50 \Omega$, $C_L = 5 pF$, $f = 100 kHz$; see Figure 22
Channel-to-Channel Crosstalk	-99			dB typ	Adjacent channel; $R_L = 50 \Omega$, $C_L = 5 pF$, $f = 100 \text{ kHz}$; see Figure 25
	-67			dB typ	Adjacent switch; $R_L = 50 \Omega$, $C_L = 5 pF$, $f = 100 kHz$; see Figure 23
Total Harmonic Distortion (THD + N)	0.008			%	See Figure 23 $R_L = 32 \Omega$, $f = 20 Hz$ to 20 kHz, $V_S = 3 V p-p$
Insertion Loss	-0.03			dB typ	$R_L = 50 \Omega$, $C_L = 5 pF$; see Figure 24
–3 dB Bandwidth	29			MHz typ	$R_L = 50 \Omega$, $C_L = 5 \text{ pF}$; see Figure 24
Cs (Off)	58			pF typ	11
C _D , C _S (On)	110			pF typ pF typ	
POWER REQUIREMENTS	110			Pi typ	V _{DD} = 5.5 V
	0.003			u A tvo	Digital inputs = 0 V or 5.5 V
I_{DD}	0.003	1	4	μΑ typ	Digital iliputs = 0 v of 5.5 v
		1	4	μA max	

 $^{^1}$ Temperature range for the Y version is -40°C to $+125^{\circ}\text{C}$ for the TSSOP and LFCSP; temperature range for the B version is -40°C to $+85^{\circ}\text{C}$ for the WLCSP. 2 Guaranteed by design, not production tested.

 V_{DD} = 2.7 V to 3.6 V, GND = 0 V, unless otherwise noted.

Table 2.

Parameter	+25°C	B Version ¹	Y Version ¹	Unit	Test Conditions/Comments	
ANALOG SWITCH						
Analog Signal Range			$0 \ to V_{DD}$	V		
On Resistance (Ron)	0.5			Ω typ	$V_{DD} = 2.7 \text{ V}, V_S = 0 \text{ V to } V_{DD}$	
	0.7	0.75	0.8	Ω max	I _s = 100 mA; see Figure 16	
On Resistance Match Between Channels (ΔR_{ON})	0.045			Ωtyp	$V_{DD} = 2.7 \text{ V}, V_S = 1 \text{ V}$	
	0.072	0.077	0.083	Ω max	$I_S = 100 \text{ mA}$	
On Resistance Flatness (R _{FLAT (ON)})	0.16			Ω typ	$V_{DD} = 2.7 \text{ V}, V_S = 0 \text{ V to } V_{DD}$	
			0.262	Ω max	$I_S = 100 \text{ mA}$	
LEAKAGE CURRENTS					$V_{DD} = 3.6 \text{ V}$	
Source Off Leakage I _s (Off)	±0.2			nA typ	$V_S = 1 \text{ V}/2.6 \text{ V}, V_D = 2.6 \text{ V}/1 \text{ V}; \text{ see Figure 17}$	
Channel On Leakage ID, Is (On)	±0.2			nA typ	$V_S = V_D = 1 \text{ V or } 2.6 \text{ V}$; see Figure 18	
DIGITAL INPUTS						
Input High Voltage, V _{INH}			1.3	V min		
Input Low Voltage, V _{INL}			0.8	V max		
Input Current						
linl or linh	0.005			μA typ	$V_{IN} = V_{INL}$ or V_{INH}	
			±0.1	μA max		
C _{IN} , Digital Input Capacitance	2			pF typ		
DYNAMIC CHARACTERISTICS ²						
ton	28			ns typ	$R_L = 50 \Omega$, $C_L = 35 pF$; see Figure 19	
	43	47	50	ns max	$V_S = 1.5 \text{ V/0 V}$	
toff	13			ns typ	$R_L = 50 \Omega$, $C_L = 35 pF$; see Figure 19	
	20	21	22	ns max	$V_S = 1.5 \text{ V/0 V}$	
Break-Before-Make Time Delay (tbbm)	14			ns typ	$R_L = 50 \Omega$, $C_L = 35 pF$	
			5	ns min	$V_{S1} = V_{S2} = 1.5 \text{ V}$; see Figure 20	
Charge Injection	50			pC typ	$V_S = 0 \text{ V}$, $R_S = 0 \Omega$, $C_L = 1 \text{ nF}$; see Figure 21	
Off Isolation	-67			dB typ	$R_L = 50 \Omega$, $C_L = 5 pF$, $f = 100 kHz$; see Figure 22	
Channel-to-Channel Crosstalk	-99			dB typ	Adjacent channel; $R_L = 50 \text{ V}$, $C_L = 5 \text{ pF}$, $f = 100 \text{ kHz}$; see Figure 25	
	-67			dB typ	Adjacent switch; $R_L = 50 \Omega$, $C_L = 5 pF$, $f = 100 kHz$; see Figure 23	
Total Harmonic Distortion (THD + N)	0.01			%	$R_L = 32 \Omega$, $f = 20 Hz$ to 20 kHz, $V_S = 1 V p-p$	
Insertion Loss	-0.04			dB typ	$R_L = 50 \Omega$, $C_L = 5 pF$; see Figure 24	
–3 dB Bandwidth	29			MHz typ	$R_L = 50 \Omega$, $C_L = 5 pF$; see Figure 24	
C _s (Off)	60			pF typ		
C_D , C_S (On)	115			pF typ		
POWER REQUIREMENTS					V _{DD} = 3.6 V	
IDD	0.003			μA typ	Digital inputs = 0 V or 3.6 V	
	1	1	2	μA max		

 $^{^1}$ Temperature range for the Y version is -40°C to $+125^\circ\text{C}$ for the TSSOP and LFCSP; temperature range for the B version is -40°C to $+85^\circ\text{C}$ for the WLCSP. 2 Guaranteed by design, not production tested.

ABSOLUTE MAXIMUM RATINGS

 $T_A = 25$ °C, unless otherwise noted.

Table 3

Table 3.	
Parameter	Rating
V _{DD} to GND	−0.3 V to +6 V
Analog Inputs, Digital Inputs ¹	$-0.3 \text{ V to V}_{DD} + 0.3 \text{ V or } 30 \text{ mA},$ whichever occurs first
Peak Current, S or D	
5 V operation	600 mA (pulsed at 1 ms, 10% duty cycle max)
Continuous Current, S or D	
5 V operation	400 mA
Operating Temperature Range	
Automotive (Y Version)	
TSSOP and LFCSP packages	-40°C to +125°C
Industrial (B version)	
WLCSP package	-40°C to +85°C
Storage Temperature Range	−65°C to +150°C
Junction Temperature	150°C
16-Lead TSSOP Package	
θ _{JA} Thermal Impedance (4-Layer Board)	112°C/W
θ_{JC} Thermal Impedance	27.6°C/W
16-Lead WLCSP Package	
θ_{JA} Thermal Impedance (4-Layer Board)	130°C/W
16-Lead LFCSP Package	
θ _{JA} Thermal Impedance (4-Layer Board)	30.4°C/W
Reflow Soldering (Pb-Free)	
Peak Temperature	260(+0/-5)°C
Time at Peak Temperature	10 sec to 40 sec

 $^{^{\}rm 1}$ Overvoltages at IN, S, or D are clamped by internal diodes. Limit current to the maximum ratings given.

Stresses above those listed under Absolute Maximum Ratings may cause permanent damage to the device. This is a stress rating only; functional operation of the device at these or any other conditions above those indicated in the operational section of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

Only one absolute maximum rating can be applied at any one time.

ESD CAUTION



ESD (electrostatic discharge) sensitive device. Charged devices and circuit boards can discharge without detection. Although this product features patented or proprietary protection circuitry, damage may occur on devices subjected to high energy ESD. Therefore, proper ESD precautions should be taken to avoid performance degradation or loss of functionality.

PIN CONFIGURATIONS AND FUNCTION DESCRIPTIONS




Figure 2. 16-Ball WLCSP Pin Configuration




Figure 3. 16-Lead LFCSP Pin Configuration




Figure 4. 16-Lead TSSOP Pin Configuration

Table 4. Pin Function Descriptions

	. I			
WLCSP Ball No.	LFCSP Pin No.	TSSOP Pin No.	Mnemonic	Description
2C	15	1	V _{DD}	Most Positive Power Supply Potential.
2B	14	16	GND	Ground (0 V) Reference.
1B, 1C, 2A, 2D, 3A, 3D, 4B, 4C	2, 3, 5, 8, 10, 11, 13, 16	2, 4, 5, 7, 10, 12, 13, 15	S	Source Terminal. Can be an input or output.
1A, 1D, 4A, 4D	1, 4, 9, 12	3, 6, 11, 14	D	Drain Terminal. Can be an input or output.
3B, 3C	6, 7	8, 9	IN	Logic Control Input.

Table 5. Truth Table

Logic (IN1/IN2)	Switch 1A/2A/3A/4A	Switch 1B/2B/3B/4B
0	Off	On
1	On	Off

TYPICAL PERFORMANCE CHARACTERISTICS




Figure 5. On Resistance vs. V_D (V_S), $V_{DD} = 4.2 \text{ V to } 5.5 \text{ V}$




Figure 6. On Resistance vs. V_D (V_S), $V_{DD} = 2.7 \text{ V to } 3.6 \text{ V}$




Figure 7. On Resistance vs. V_D (Vs) for Different Temperatures, $V_{DD} = 5 V$




Figure 8. On Resistance vs. V_D (V_S) for Different Temperatures, $V_{DD} = 3 V$




Figure 9. Charge Injection vs. Source Voltage




Figure 10. ton/toff Times vs. Temperature




Figure 11. Bandwidth




Figure 12. Off Isolation vs. Frequency




Figure 13. Crosstalk vs. Frequency




Figure 14. Total Harmonic Distortion + Noise (THD + N)





Figure 15. AC PSRR

TEST CIRCUITS






Figure 18. On Leakage





Figure 17. Off Leakage



90%

Figure 19. Switching Times, ton, toff




Figure 20. Break-Before-Make Time Delay, tbbm




Figure 21. Charge Injection




Figure 22. Off Isolation





Figure 23. Channel-to-Channel Crosstalk (S1A to S1B)



INSERTION LOSS = 20 $\log \frac{V_{OUT} \text{ WITH SWITCH}}{V_{OUT} \text{ WITHOUT SWITCH}}$ Figure 24. Bandwidth




Figure 25. Channel-to-Channel Crosstalk (S1A to S2A)

TERMINOLOGY

 $I_{\rm DD}$

Positive supply current.

 $V_D(V_S)$

Analog voltage on Terminal D and Terminal S.

 \mathbf{R}_{ON}

Ohmic resistance between Terminal D and Terminal S.

R_{FLAT} (ON)

Flatness is defined as the difference between the maximum and minimum value of on resistance as measured.

 ΔR_{ON}

On resistance match between any two channels.

Is (OFF)

Source leakage current with the switch off.

 I_D , I_S (ON)

Channel leakage current with the switch on.

 $\mathbf{V}_{ ext{INI}}$

Maximum input voltage for Logic 0.

 \mathbf{V}_{INH}

Minimum input voltage for Logic 1.

 $I_{INL}(I_{INH})$

Input current of the digital input.

Cs (OFF)

Off switch source capacitance. Measured with reference to ground.

C_D, C_s (ON)

On switch capacitance. Measured with reference to ground.

 C_{IN}

Digital input capacitance.

ton

Delay time between the 50% and the 90% points of the digital input and switch on condition.

toff

Delay time between the 50% and the 90% points of the digital input and switch off condition.

tRRM

On or off time measured between the 80% points of both switches when switching from one to another.

Charge Injection

A measure of the glitch impulse transferred from the digital input to the analog output during on-off switching.

Off Isolation

A measure of unwanted signal coupling through an off switch.

Crosstalk

A measure of unwanted signal that is coupled through from one channel to another as a result of parasitic capacitance. This is specified for two conditions:

- Adjacent channel, that is, S1A to S2A, S1B to S2B, S3A to S4A, or S3B to S4B.
- Adjacent switch, that is, S1A to S1B, S2A to S2B, S3A to S3B, or S4A to S4B.

-3 dB Bandwidth

The frequency at which the output is attenuated by 3 dB.

On Response

The frequency response of the on switch.

Insertion Loss

The loss due to the on resistance of the switch.

THD + N

The ratio of the harmonic amplitudes plus signal noise to the fundamental.

OUTLINE DIMENSIONS






Figure 26. 16-Ball Wafer Level Chip Scale Package [WLCSP] (CB-16) Dimensions shown in millimeters



COMPLIANT TO JEDEC STANDARDS MO-153-AB

Figure 27. 16-Lead Thin Shrink Small Outline Package [TSSOP] (RU-16)

Dimensions shown in millimeters



COMPLIANT TO JEDEC STANDARDS MO-220-VGGC

Figure 28. 16-Lead Lead Frame Chip Scale Package [LFCSP_VQ] 4 mm × 4 mm Body, Very Thin Quad (CP-16-4) Dimensions shown in millimeters

Rev. A | Page 12 of 16

ORDERING GUIDE

Model	Temperature Range	Package Description	Package Option	Branding ¹
ADG888YRUZ ²	-40°C to +125°C	16-Lead Thin Shrink Small Outline Package [TSSOP]	RU-16	
ADG888YRUZ-REEL ²	-40°C to +125°C	16-Lead Thin Shrink Small Outline Package [TSSOP]	RU-16	
ADG888YRUZ-REEL72	-40°C to +125°C	16-Lead Thin Shrink Small Outline Package [TSSOP]	RU-16	
ADG888YCPZ-REEL ²	-40°C to +125°C	16-Lead Lead Frame Chip Scale Package [LFCSP_VQ]	CP-16-4	S0D
ADG888YCPZ-REEL7 ²	-40°C to +125°C	16-Lead Lead Frame Chip Scale Package [LFCSP_VQ]	CP-16-4	S0D
ADG888BCBZ-REEL ²	-40°C to +85°C	16-Ball Wafer Level Chip Scale Package [WLCSP]	CB-16	S02
ADG888BCBZ-REEL7 ²	-40°C to +85°C	16-Ball Wafer Level Chip Scale Package [WLCSP]	CB-16	S02
EVAL-ADG888EB		Evaluation Board		

 $^{^{\}rm 1}$ Branding on these packages is limited to three characters due to space constraints. $^{\rm 2}$ Z = Pb-free part.

NOTES

NOTES

ADG888

NOTES