

# ±300°/Sec Precision Angular Rate Sensor

Data Sheet ADIS16135

#### **FEATURES**

Digital gyroscope system, ±300°/sec measurement range In-run bias stability, ~6°/hour

~11°/hour over temperature: -40°C to +85°C

Autonomous operation and data collection

No external configuration commands required

Start-up time: 181 ms; sleep mode recovery: 5 ms

Factory-calibrated sensitivity and bias

Calibration temperature range: -40°C to +85°C

Single serial peripheral interface, SPI compatible

Wide bandwidth: 335 Hz

**Embedded temperature sensor** 

Programmable operation and control

Automatic and manual bias correction controls

Digital filters: Bartlett FIR, average/decimation

Internal sample rate: up to 2048 SPS

Digital I/O: data ready, alarm indicator, general-purpose

**Alarms for condition monitoring** 

Sleep mode for power management

Enable external sample clock input: up to 2048 Hz

Single-supply operation: 4.85 V to 5.15 V

2000 g shock survivability

Operating temperature range: -40°C to +105°C

#### **APPLICATIONS**

Precision instrumentation
Platform stabilization and control
Industrial vehicle navigation
Downhole instrumentation
Robotics

#### **GENERAL DESCRIPTION**

The ADIS16135 *i*Sensor\* is a high performance, digital gyroscope sensing system that operates autonomously and requires no user configuration to produce accurate rate sensing data. It provides performance advantages with low noise density, wide bandwidth, and excellent in-run bias stability, which are enabling for applications such as platform control, navigation, robotics, and medical instrumentation.

This sensor system combines industry-leading iMEMS\* technology with signal conditioning that optimizes dynamic performance. The factory calibration characterizes the entire sensor signal chain for sensitivity and bias over a temperature range of  $-40^{\circ}$ C to  $+85^{\circ}$ C. As a result, each ADIS16135 has its own unique correction formulas to produce accurate measurements upon installation. For some systems, the factory calibration eliminates the need for system-level calibration and greatly simplifies it for others.

The ADIS16135 samples data at rates of up to 2048 SPS and offers an averaging/decimation filter structure for optimizing noise/bandwidth trade-offs. The serial peripheral interface (SPI) and user register structure provide easy access to configuration controls and calibrated sensor data for embedded processor platforms.

The 36 mm  $\times$  44 mm  $\times$  14 mm package provides four holes for simple mechanical attachment, using M2 (or 2-56 standard size) machine screws along with a standard 24-pin, dual-row, 1 mm pitch connector that supports electrical attachment to a printed circuit board or cable system. The ADIS16135 provides an operating temperature range of  $-40^{\circ}\text{C}$  to  $+105^{\circ}\text{C}$ .

#### **FUNCTIONAL BLOCK DIAGRAM**




Figure 1.

<b>TABLE</b>	0F	COI	NTE	NTS
--------------	----	-----	-----	-----

Features	Calibration	12
Applications1	Alarms	13
General Description1	System Controls	14
Functional Block Diagram1	Global Commands	14
Revision History2	Memory Management	14
Specifications	General-Purpose I/O	14
Timing Specifications	Self-Test	
Timing Diagrams	Power Management	
Absolute Maximum Ratings	Status	
ESD Caution	Product Identification	
Pin Configuration and Function Descriptions	Applications Information	
Typical Performance Characteristics	Breakout Board	
Basic Operation	Installation Tips	18
Reading Sensor Data8	Outline Dimensions	19
Output Data Registers9	Ordering Guide	19
User Registers10		
Digital Processing Configuration11		
<b>REVISION HISTORY</b> 10/13—Rev. D to Rev. E	11/10—Rev. A to Rev. B	
Replaced ADIS16135/PCBZ Breakout Board Section with	Changes to Table 1	3
Breakout Board Section	Changes to Basic Operation Section	
Deleted Legacy Design Section, Figure 23, and Figure 24;	Changes to Reading Sensor Data Section	8
Renumbered Sequentially	Changes to Table 9, Table 12, and Table 13	
Changes to Ordering Guide	Changes to Table 18 and Figure 18	
1/13—Rev. C to Rev. D	Change to Automatic Bias Correction Section	
Changes to Table 13	Changes to Alarms Section	
Change to Table 45	Changes to Static Alarm Use Section	
Changes to Table 3115	Changes to Dynamic Alarm Use Section	
4/12—Rev. B to Rev. C	Change to Alarm Example Section	
	Changes to Self-Test Section	
Changes to Table 14	Changes to Prototype Interface Board Section	
Deleted Prototype Interface Board Section	Changes to Installation Tips Section	
Added ADIS16135/PCBZ Breakout Board Section, Legacy Design Section, Figure 21, and Figure 2217	6/10—Rev. 0 to Rev. A	
Changes to Figure 23 and Figure 24		_
	Changes to Installation Tipe Section	
	Changes to Installation Tips Section	17
	4/10—Revision 0: Initial Version	

## **SPECIFICATIONS**

 $T_A = 25$ °C, VCC = 5.0 V, angular rate = 0°/sec, dynamic range =  $\pm 300$ °/sec  $\pm 1$  g, unless otherwise noted.

Table 1.

Parameter	Test Conditions/Comments	Min	Тур	Max	Unit
GYROSCOPES					
Dynamic Range		±300	±350		°/sec
Initial Sensitivity	GYRO_OUT register only		0.0125		°/sec/LSB
Repeatability <sup>1</sup>	$-40$ °C $\leq T_A \leq +85$ °C			±1	%
Sensitivity Temperature Coefficient	$-40$ °C $\leq T_A \leq +85$ °C		±16		ppm/°C
Nonlinearity	Best fit straight line		±0.008		% of F <sub>s</sub>
Bias Repeatability <sup>1, 2</sup>	$-40^{\circ}\text{C} \le \text{T}_{\text{A}} \le +85^{\circ}\text{C}, 1  \sigma$		±1		°/sec
In-Run Bias Stability	+25°C, SMPL_PRD = 0x001F		0.0017		°/sec
Angular Random Walk	1 σ, +25°C		0.75		°/√hr
Linear Acceleration Effect on Bias	1 σ		0.03		°/sec/g
Bias Voltage Sensitivity	VCC = 4.85 V to 5.15 V		0.02		°/sec/V
Output Noise	SMPL_PRD = 0x001F		0.27		°/sec rms
Rate Noise Density	$f = 25 \text{ Hz}$ , $SMPL\_PRD = 0x001F$		0.0122		°/sec/√Hz rm:
3 dB Bandwidth			335		Hz
Sensor Resonant Frequency			14.5		kHz
LOGIC INPUTS <sup>3</sup>					
Input High Voltage, V <sub>IH</sub>		2.0			V
Input Low Voltage, V <sub>IL</sub>				8.0	V
Logic 1 Input Current, I <sub>H</sub>	$V_{IH} = 3.3 \text{ V}$		±0.2	±1	μΑ
Logic 0 Input Current, I <sub>IL</sub>	$V_{IL} = 0 V$				
All Pins Except RST			40	60	μΑ
RST Pin			80		μΑ
Input Capacitance, C <sub>IN</sub>			10		pF
DIGITAL OUTPUTS <sup>3</sup>					
Output High Voltage, V <sub>он</sub>	I <sub>SOURCE</sub> = 1.6 mA	2.4			V
Output Low Voltage, V <sub>OL</sub>	I <sub>SINK</sub> = 1.6 mA			0.4	V
FLASH MEMORY	Endurance <sup>4</sup>	10,000			Cycles
Data Retention⁴	T <sub>J</sub> = 85°C	20			Years
FUNCTIONAL TIMES <sup>5</sup>	Time until data is available				
Power-On Start-Up Time			181		ms
Reset Recovery Time			74		ms
Sleep Mode Recovery Time			4.7		ms
Flash Memory Self-Test	SMPL_PRD = 0x000F		16		ms
Automatic Sensor Self-Test Time	SMPL_PRD = 0x000F		46		ms
CONVERSION RATE		680		2048	SPS
Clock Accuracy	SMPL_PRD = 0x001F			±3	%
Sync Input Clock	$SMPL\_PRD = 0x0000$	680 <sup>6</sup>		2048	Hz
POWER SUPPLY	Operating voltage range, VCC	4.85	5.0	5.25	V
Power Supply Current	$SMPL_PRD = 0x001F$		88		mA
11,	Sleep mode		1.4		mA

<sup>&</sup>lt;sup>1</sup> The Repeatability specifications represent analytical projections, which are based off of the following drift contributions and conditions: temperature hysteresis (-40°C to +85°C), electronics drift (High-Temperature Operating Life test: +85°C, 500 hours), drift from temperature cycling (JESD22, Method A104-C, Method N, 500 cycles,  $-40^{\circ}\text{C}$  to  $+85^{\circ}\text{C}$ ), rate random walk (10 year projection), and broadband noise

<sup>&</sup>lt;sup>2</sup> Bias repeatability describes a long-term behavior, over a variety of conditions. Short-term repeatability is related to the in-run bias stability and noise density specifications.

<sup>&</sup>lt;sup>3</sup> The digital I/O signals are driven by an internal 3.3 V supply, and the inputs are 5 V tolerant. <sup>4</sup> JEDEC Standard 22, Method A117. Endurance measured at −40°C, +25°C, +85°C, and +125°C.

<sup>&</sup>lt;sup>5</sup> These times do not include thermal settling and internal filter response times (340 Hz bandwidth), which may affect overall accuracy.

<sup>&</sup>lt;sup>6</sup> The sync input clock and internal sampling clock function below the specified minimum value, at reduced performance levels.

#### **TIMING SPECIFICATIONS**


 $T_A = 25$ °C, VCC = 5 V, unless otherwise noted.

Table 2.

			Normal M	ode	
Parameter	Description	Min <sup>1</sup>	Тур	Max	Unit
f <sub>SCLK</sub>	Serial clock	0.01		2.0	MHz
STALL	Stall period between data	9			μs
READRATE	Read rate	25			μs
<u>cs</u>	Chip select to clock edge	48.8			ns
DAV	DOUT valid after SCLK edge			25	ns
DSU	DIN setup time before SCLK rising edge	24.4			ns
DHD	DIN hold time after SCLK rising edge	48.8			ns
SCLKR <b>, t</b> SCLKF	SCLK rise/fall times		5	12.5	ns
DR, <b>t</b> DF	DOUT rise/fall times		5	12.5	ns
SFS	CS high after SCLK edge	0			ns
1	Input sync positive pulse width	5			μs
×	Input sync low time	100			μs
2	Input sync to data ready output		360		μs
3	Input sync period	488			μs

<sup>&</sup>lt;sup>1</sup> Guaranteed by design and characterization but not tested in production.

#### **TIMING DIAGRAMS**



# **ABSOLUTE MAXIMUM RATINGS**

Table 3.

Parameter	Rating
Acceleration	
Any Axis, Unpowered	2000 g
Any Axis, Powered	2000 g
VCC to GND	-0.3 V to +7.0 V
Digital Input Voltage to GND	−0.3 V to +5.3 V
Digital Output Voltage to GND	-0.3 V to VCC + 0.3 V
Operating Temperature Range	−40°C to +105°C
Storage Temperature Range	-65°C to +125°C <sup>1,2</sup>

 $<sup>^{1}</sup>$  Extended exposure to temperatures outside the specified temperature range of  $-40^{\circ}$ C to  $+105^{\circ}$ C can adversely affect the accuracy of the factory calibration. For best accuracy, store the parts within the specified operating range of  $-40^{\circ}$ C to  $+105^{\circ}$ C.

Stresses above those listed under Absolute Maximum Ratings may cause permanent damage to the device. This is a stress rating only; functional operation of the device at these or any other conditions above those indicated in the operational section of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

**Table 4. Package Characteristics** 

Package Type	θја	<b>Ө</b> лс	Device Weight
24-Lead Module (ML-24-3)	15.7	1.48	31 g


#### **ESD CAUTION**



**ESD (electrostatic discharge) sensitive device.**Charged devices and circuit boards can discharge without detection. Although this product features patented or proprietary protection circuitry, damage may occur on devices subjected to high energy ESD. Therefore, proper ESD precautions should be taken to avoid performance degradation or loss of functionality.

<sup>&</sup>lt;sup>2</sup> Although the device is capable of withstanding short-term exposure to 150°C, long-term exposure threatens internal mechanical integrity.

# PIN CONFIGURATION AND FUNCTION DESCRIPTIONS






Figure 6. Axial Orientation (Bottom Side Facing Up)

- NOTES
  1. PINS ARE NOT VISIBLE FROM THIS VIEW. THE PIN ASSIGNMENTS SHOWN REPRESENT THE MATING CONNECTOR ASSIGNMENTS.
  2. USE SAMTEC CLM-112-02 OR EQUIVALENT.

Figure 5. Mating Connector Pin Assignments

**Table 5. Pin Function Descriptions** 

Pin No.	Mnemonic	Type <sup>1</sup>	Description
2	CLKIN	I	Clock Input, SMPL_PRD = 0x0000
3	SCLK	1	SPI Serial Clock.
4	DOUT	0	SPI Data Output. Clocks output on SCLK falling edge.
5	DIN	1	SPI Data Input. Clocks input on SCLK rising edge.
6	CS	1	SPI Chip Select.
7	DIO1	I/O	Configurable Digital Input/Output.
8	RST	1	Reset.
9	DIO2	I/O	Configurable Digital Input/Output.
10, 11, 12	VCC	S	Power Supply.
13, 14, 15	GND	S	Power Ground.
1, 16 to 24	DNC	N/A	Do Not Connect.

<sup>&</sup>lt;sup>1</sup> I/O is input/output, I is input, O is output, S is supply, N/A is not applicable.

# TYPICAL PERFORMANCE CHARACTERISTICS




Figure 7. Gyroscope Allan Variance, +25℃




Figure 8. Allan Variance, 0°C to +50°C, 1°C/Min Ramp Rate




Figure 9. Bias vs. Temperature, 0.1°C/Min Ramp Rate, Autonull at +25°C, SMPL\_PRD = 0x001F, DEC\_RATE = 0x0010

## **BASIC OPERATION**

The ADIS16135 is an autonomous system that requires no user initialization. Once it has a valid power supply, it initializes itself and starts sampling, processing, and loading sensor data into the output registers. DIO1 pulses high after each sample cycle concludes. The SPI interface enables simple integration with many embedded processor platforms, as shown in Figure 10 (electrical connection) and Table 6 (processor pin descriptions).




Figure 10. Electrical Connection Diagram

Table 6. Generic Master Processor Pin Names and Functions

Pin Name	Function	
SS	Slave select	
IRQ	Interrupt request	
MOSI	Master output, slave input	
MISO	Master input, slave output	
SCLK	Serial clock	

The ADIS16135 SPI interface supports full duplex serial communication (simultaneous transmit and receive) and uses the sequences shown in Figure 13 for DIN/DOUT bit coding. Table 7 provides a list of the most common settings that require attention to initialize a processor serial port for the ADIS16135 SPI interface.

FOR OTHER DEVICES.

Table 7. Generic Master Processor SPI Settings

<b>Processor Setting</b>	Description
Master	The ADIS16135 operates as a slave.
SCLK Rate ≤ 2 MHz	Maximum serial clock rate.
SPI Mode 3	CPOL = 1 (polarity), CPHA = 1 (phase).
MSB-First Mode	Bit sequence.
16-Bit Mode	Shift register/data length.

#### **READING SENSOR DATA**

A single register read requires two 16-bit SPI cycles. The first cycle requests the contents of a register using the bit assignments in Figure 13. Then the register contents follow on DOUT during the second sequence. Figure 11 includes three single register reads in succession. In this example, the process starts with DIN = 0x0600 to request the contents of the GYRO\_OUT register and follows with 0x0400 to request the contents of the GYRO\_OUT2 register and with 0x0200 to request the contents of the TEMP\_OUT register. Full duplex operation enables processors to use the same 16-bit SPI cycle to read data from DOUT while requesting the next set of data on DIN. Figure 12 provides an example of the four SPI signals when reading GYRO\_OUT in a repeating pattern. Note that DOUT starts to represent GYRO\_OUT during the second 16-bit SPI cycle.





Figure 12. SPI Read Example, Second 16-Bit Sequence



#### **OUTPUT DATA REGISTERS**

**Table 8. Output Data Register Formats** 

Register Address		Address	Measurement		
	TEMP_OUT	0x02	Internal temperature		
	GYRO_OUT2	0x04	Gyroscope, lower 16 bits		
	GYRO_OUT	0x06	Gyroscope, upper 16 bits		

#### Rotation Rate (Gyroscope)

GYRO\_OUT is the primary register for gyroscope output data and uses 16-bit twos complement format for its data. Table 9 provides the numerical format, and Table 10 provides several examples for converting digital data into °/sec.

Table 9. GYRO\_OUT Bit Descriptions

Bits	Description			
[15:0]	Gyroscope data; twos complement,			
	$0.05^{\circ}$ /sec per LSB (typical), $0^{\circ}$ /sec = $0x0000$			

Table 10. GYRO\_OUT, Twos Complement Format

<b>Rotation Rate</b>	Decimal	Hex	Binary
+300°/sec	+24,000	0x5DC0	0101 1101 1100 0000
+0.025°/sec	+2	0x0002	0000 0000 0000 0010
+0.0125°/sec	+1	0x0001	0000 0000 0000 0001
0°/sec	0	0x0000	0000 0000 0000 0000
-0.0125°/sec	<b>-</b> 1	0xFFFF	1111 1111 1111 1111
–0.025°/sec	-2	0xFFFE	1111 1111 1111 1110
-300°/sec	-24,000	0xA240	1010 0010 0100 0000

The GYRO\_OUT2 register (see Table 11) captures the bit growth associated with the decimation filter shown in Figure 18, using a MSB-justified format. The bit growth starts with the MSB (GYRO\_OUT2[15]), is equal to the decimation rate setting in DEC\_RATE[4:0] (see Table 18), and grows in the LSB direction as the decimation rate increases. See Figure 14 for more details.

Table 11. GYRO\_OUT2 Bit Descriptions

Bits	Description
[15:0]	Rotation rate data; resolution enhancement bits




Figure 14. Gyroscope Output Format, DEC\_RATE[4:0] > 0

#### **Internal Temperature**

The TEMP\_OUT register (see Table 12) provides an internal temperature measurement that can be useful for observing relative temperature changes in the environment. Table 13 provides several coding examples for converting the 16-bit twos complement number into units for temperature (°C).

Table 12. TEMP\_OUT Bit Descriptions

Е	Bits	Description
[	15:0]	Temperature data; twos complement, 0.0058°C per LSB (typical), 0°C = 0x0000

**Table 13. Temperature, Twos Complement Format** 

Temperature	Decimal	Hex	Binary
+105°C	+18,103	0x46B7	0100 0110 1011 0111
+0.0116°C	+2	0x0002	0000 0000 0000 0010
+0.0058°C	+1	0x0001	0000 0000 0000 0001
0°C	0	0x0000	0000 0000 0000 0000
−0.0058°C	-1	0xFFFF	1111 1111 1111 1111
−0.0116°C	-2	0xFFFE	1111 1111 1111 1110
–40°C	-6897	0xE50F	1110 0101 0000 1111

#### **Device Configuration**

The control registers listed in Table 14 provide a variety of user configuration options. The SPI provides access to these registers, one byte at a time, using the bit assignments shown in Figure 13. Each register has 16 bits, where Bits[7:0] represent the lower address and Bits[15:8] represent the upper address. Figure 15 provides an example of writing 0x03 to Address 0x22 (DEC\_RATE[7:0]), using DIN = 0xA203. This example reduces the sample rate by a factor of 8 (see Table 16).




Figure 15. SPI Sequence for Setting the Decimate Rate to 8 (DIN = 0xA203)

#### **Dual Memory Structure**

Writing configuration data to a control register updates its SRAM contents, which are volatile. After optimizing each relevant control register setting in a system, set GLOB\_CMD[3] = 1 (DIN = 0xA808) to back these settings up in nonvolatile flash memory. The flash backup process requires a valid power supply level for the entire 72 ms process time. Table 14 provides a user register memory map that includes a column of flash backup information. A *yes* in this column indicates that a register has a mirror location in flash and, when backed up properly, automatically restores itself during startup or after a reset. Figure 16 provides a diagram of the dual-memory structure used to manage operation and store critical user settings.




Figure 16. SRAM and Flash Memory Diagram

# **USER REGISTERS**

Table 14. User Register Memory Map

Name	R/W	Flash Backup	Address <sup>1</sup>	Default	Register Description	Bit Function
FLASH_CNT	R	Yes	0x00	N/A	Flash memory write count	Table 30
TEMP_OUT	R	No	0x02	N/A	Output, temperature (internal)	Table 12
GYRO_OUT2	R	No	0x04	N/A	Output, gyroscope, lower 16 bits	Table 11
GYRO_OUT	R	No	0x06	N/A	Output, gyroscope, upper 16 bits	Table 9
GYRO_OFF2	R/W	Yes	0x08	0x0000	Gyroscope bias correction, lower 16 bits	Table 21
GYRO_OFF	R/W	Yes	0x0A	0x0000	Gyroscope bias correction, upper 16 bits	Table 20
Reserved	N/A	N/A	0x0C to 0x0F	N/A	Reserved	
ALM_MAG1	R/W	Yes	0x10	0x0000	Alarm 1 trigger setting	Table 23
ALM_MAG2	R/W	Yes	0x12	0x0000	Alarm 2 trigger setting	Table 24
ALM_SMPL1	R/W	Yes	0x14	0x0000	Alarm 1 sample period	Table 25
ALM_SMPL2	R/W	Yes	0x16	0x0000	Alarm 2 sample period	Table 25
ALM_CTRL	R/W	Yes	0x18	0x0000	Alarm configuration	Table 26
GPIO_CTRL	R/W	Yes	0x1A	0x0000	Auxiliary digital input/output control	Table 32
MSC_CTRL	R/W	Yes	0x1C	0x0006	Miscellaneous control: data ready, self-test	Table 31
SMPL_PRD	R/W	Yes	0x1E	0x001F	Internal sample period (rate) control	Table 16
AVG_CNT	R/W	Yes	0x20	0x0000	Digital filter control	Table 17
DEC_RATE	R/W	Yes	0x22	0x0000	Decimation rate setting	Table 18
SLP_CTRL	W	Yes	0x24	0x0000	Sleep mode control	Table 33
DIAG_STAT	R	No	0x26	0x0000	System status	Table 34
GLOB_CMD	W	No	0x28	0x0000	System command	Table 29
Reserved	N/A	N/A	0x2A to 0x31	N/A	Reserved	
LOT_ID1	R	Yes	0x32	N/A	Lot Identification Code 1	Table 35
LOT_ID2	R	Yes	0x34	N/A	Lot Identification Code 2	Table 35
LOT_ID3	R	Yes	0x36	N/A	Lot Identification Code 3	Table 35
PROD_ID	R	Yes	0x38	0x3F07	Product ID, binary number for 16,135	Table 37
SERIAL_NUM	R	Yes	0x3A	N/A	Serial number	Table 36

<sup>&</sup>lt;sup>1</sup> Each register contains two bytes. The Address column in this table only offers the address of the lower byte. Add 1 to it to calculate the address of the upper byte.

## DIGITAL PROCESSING CONFIGURATION

Figure 18 provides a block diagram for the sampling and digital filter stages inside the ADIS16135. Table 15 provides a summary of registers for sample rate and filter control.

**Table 15. Digital Processing Registers** 

Register Name	Address	Description
SMPL_PRD	0x1E	Sample rate control
AVG_CNT	0x20	Digital filtering and range control
DEC_RATE	0x22	Decimation rate setting

#### Internal Sample Rate

The SMPL\_PRD register in Table 16 provides a programmable control for the internal sample rate. Use the following formula to calculate the decimal number for the code to write into this register:

$$SMPL\_PRD = \frac{32,768}{(f_S)} - 1; f_S \le 2048 \text{ SPS}$$

The factory default setting for SMPL\_PRD sets the internal sample rate to a rate of 1024 SPS; the minimum setting for the SMPL\_PRD register is 0x000F, which results in an internal sample rate of 2048 SPS.

Table 16. SMPL\_PRD Bit Descriptions

Bits	Description (Default = 0x001F)	
[15:0]	Clock setting bits; sets f <sub>s</sub> in Figure 18	

#### **Input Clock Configuration**

Set  $SMPL\_PRD = 0x0000$  (DIN = 0x9F00, then DIN = 0x9E00) to disable the internal clock and enable CLKIN as a clock input pin.

#### **Digital Filtering**

The AVG\_CNT register (see Table 17) provides user controls for the low-pass filter. This filter contains two cascaded averaging filters that provide a Bartlett window FIR filter response (see Figure 18). For example, set AVG\_CNT[7:0] = 0x04 (DIN = 0xA004) to set each stage to 16 taps. When used with the default sample rate of 1024 SPS, this establishes a -3dB bandwidth of approximately 20 Hz for this filter.




Figure 17. Bartlett Window FIR Filter Frequency Response (Phase Delay = N Samples)

Table 17. AVG\_CNT Bit Descriptions

Bits	Description (Default = 0x0000)	
[15:3]	Don't care	
[2:0]	Binary; B variable in Figure 18; maximum = 110 (6)	

#### **Averaging/Decimation Filter**

The DEC\_RATE register (see Table 18) provides user control for the final filter stage (see Figure 18), which averages and decimates the output data. For systems that value lower sample rates, this filter stage provides an opportunity to lower the sample rate while maintaining optimal bias stability performance. The -3 dB bandwidth of this filter stage is approximately one half the output data rate. For example, set DEC\_RATE[7:0] = 0x04 (DIN = 0xA204) to reduce the sample rate by a factor of 16. When the factory default 1024 SPS sample rate is used, this decimation setting reduces the output data rate to 64 SPS and the sensor bandwidth to approximately 31 Hz.

Table 18. DEC\_RATE Bit Descriptions

Bits	Description (Default = 0x0000)
[15:5]	Don't care
[4:0]	Binary; D variable in Figure 18; maximum setting = 1000 (binary) = 16 (decimal)




Figure 18. Sampling and Frequency Response Block Diagram

### **CALIBRATION**

The ADIS16135 factory calibration produces correction formulas for the gyroscope and programs them into the flash memory. Table 19 contains a list of user control registers that provide opportunity for user optimization after installation. Figure 19 illustrates the summing function of the sensor's offset correction register.

Table 19. Registers for User Calibration

Register	Address	Description
GYRO_OFF2	0x08	Gyroscope bias
GYRO_OFF	0x0A	Gyroscope bias
GLOB_CMD	0x28	Bias correction command




Figure 19. Gyroscope Bias Calibration User Controls

The factory calibration addresses initial and temperature dependent bias errors in the gyroscopes, but some environmental conditions, such as temperature cycling and mechanical stress on the package, can cause bias shifts in MEMS gyroscope structures. For systems that value absolute bias accuracy, there are two options for optimizing absolute bias accuracy: autonull and manual correction.

#### **Automatic Bias Correction**

Set GLOB\_CMD[0] = 1 (DIN = 0xA801) to start the automatic bias correction (ABC) function, which uses the following internal sequence to calibrate each gyroscope for bias error:

- Wait for a complete output data cycle to complete, which includes the entire average and decimation time in DEC\_RATE.
- 2. Read the gyroscope's output registers.
- 3. Multiply the measurement by -1 to change its polarity.
- 4. Write the final value into the offset registers.
- 5. Update the flash memory.

The Allan variance curve shown in Figure 7 provides a trade-off between bias accuracy and averaging time. The DEC\_RATE register provides a user control for averaging time when using the ABC function. Set DEC\_RATE[7:0] = 0x10 (DIN = 0xA210), which sets the decimation rate to 65,536 ( $2^{16}$ ) and provides an averaging time of 64 seconds ( $65,536 \div 1024$  SPS) for this function. Then, set GLOB\_CMD[0] = 1 (DIN = 0xA801), and keep the platform stable for at least 65 seconds while the gyroscope bias data accumulates.

After this completes, the ADIS16135 automatically updates the flash memory. Once the ABC function starts, the SPI is not active. The only way to interrupt it is to remove power or initiate a hardware reset using the  $\overline{RST}$  pin. When using DEC\_RATE = 0x0010, the 1  $\sigma$  accuracy for this correction is approximately 0.002°/sec for the gyroscope correction factor. See Table 29 for more information on GLOB\_CMD.

#### **Manual Bias Correction**

The GYRO\_OFF and GYRO\_OFF2 registers (see Table 20 and Table 21) provide a bias adjustment function for the output of each sensor. GYRO\_OFF has the same format as GYRO\_OUT, and GYRO\_OFF2 has the same format as GYRO\_OUT2.

Table 20. GYRO\_OFF Bit Descriptions

Bits	Description (Default = 0x0000)	
[15:0]	Gyroscope offset correction; twos complement, 0.0125°/sec per LSB	

#### Table 21. GYRO\_OFF2 Bit Descriptions

Bits	Description (Default = 0x0000)	
[15:0]	Gyroscope offset correction, finer resolution; uses same format as GYRO_OUT2 (see Table 11)	

#### **Restoring Factory Calibration**

Set GLOB\_CMD[1] = 1 (DIN = 0xA802) to execute the factory calibration restore function. This function resets each user calibration register to 0x0000, resets all sensor data to 0, and automatically updates the flash memory within 72 ms. See Table 29 for more information on GLOB\_CMD.

### **ALARMS**

The alarm function provides monitoring for two independent conditions. Table 22 contains a list of registers that provide configuration and control inputs for the alarm function.

Table 22. Registers for Alarm Configuration

Register	Address	Description
ALM_MAG1	0x10	Alarm 1, trigger setting
ALM_MAG2	0X12	Alarm 2, trigger setting
ALM_SMPL1	0x14	Alarm 1, sample period
ALM_SMPL2	0x16	Alarm 2, sample period
ALM_CTRL	0x18	Alarm configuration

The ALM\_CTRL register (see Table 26) provides data source selection (Bits[15:8]), rate-of-change enable (Bits[7:6]), trigger polarity (Bits[5:4]), data source filtering (Bit 3), and an alarm indicator signal (Bits[2:0]).

#### Static Alarm Use

Set the rate-of-change bits (ALM\_CTRL[7:6]) equal to zero for static alarm use, which compares the data source selection (ALM\_CTRL[15:8]) with the values in the ALM\_MAGx registers in Table 23 and Table 24. The data format in these registers matches the format of the data selection in ALM\_CTRL[15:8]. ALM\_CTRL[5:4] provide polarity settings. See Table 27 for a static alarm configuration example.

Table 23. ALM\_MAG1 Bit Descriptions

Bits	Description (Default = 0x0000)
[15:0]	Threshold setting; matches format of the ALM_CTRL[11:8] selection

Table 24. ALM\_MAG2 Bit Descriptions

Bits	Description (Default = 0x0000)
[15:0]	Threshold setting; matches for format of the
	ALM_CTRL[15:12] selection

#### **Dynamic Alarm Use**

Set the rate-of-change bits (ALM\_CTRL[7:6]) equal to 1 to enable the dynamic alarm mode, which monitors the data selection for a rate-of-change comparison. The rate of change is represented by the magnitude in the ALM\_MAGx registers over the time represented by the number of samples setting in the ALM\_SMPLx register (see Table 25). See Table 27 for a dynamic alarm configuration example.

Table 25. ALM\_SMPL1, ALM\_SMPL2 Bit Descriptions

Bits Description (Default = 0x0000)	
[15:8]	Not used
[7:0]	Binary, number of samples (both $0x00$ and $0x01 = 1$ )

#### **Alarm Reporting**

DIAG\_STAT[9:8] provide error flags that indicate an alarm condition. ALM\_CTRL[2:0] provide controls for a hardware indicator using DIO1 or DIO2.

Table 26. ALM\_CTRL Bit Descriptions

Bits	Description (Default = 0x0000)
[15:12]	Alarm 2 source selection
	0000 = disable
	0001 = GYRO_OUT (does not include GYRO_OUT2)
	0010 = TEMP_OUT
	0011 = DIAG_STAT
[11:8]	Alarm 1 source selection (same as Alarm 2)
[7]	Rate-of-change enable for Alarm 2
	(1 = rate of change, 0 = static level)
[6]	Rate-of-change enable for Alarm 1
	(1 = rate of change, 0 = static level)
[5]	Comparison polarity for Alarm 2
	(1 specifies >ALM_MAG2, 0 specifies <alm_mag2)< td=""></alm_mag2)<>
[4]	Comparison polarity for Alarm 1
	(1 specifies > ALM_MAG1, 0 specifies < ALM_MAG1)
[3]	Comparison data filter setting <sup>1</sup>
	(1 = Bartlett filter, 0 = no filtering)
[2]	Alarm output enable
	(1 = enabled, 0 = disabled)
[1]	Alarm output polarity
	(1 = active high, 0 = active low)
[0]	Alarm output line select
	(1 = DIO2, 0 = DIO1)

<sup>&</sup>lt;sup>1</sup> Filtering applies to GYRO\_OUT only.

#### Alarm Example

Table 27 offers an example that configures Alarm 1 to trigger when filtered GYRO\_OUT data drops below 50°/sec and Alarm 2 to trigger when filtered GYRO\_OUT data changes by more than 50°/sec over a 100 ms period, or 500°/sec². The filter setting helps reduce false triggers from noise and refine the accuracy of the trigger points. The ALM\_SMPL2 setting of 102 samples provides a comparison period that is 99.6 ms for an internal sample rate of 1024 SPS. There is no need to program ALM\_SMPL1 because Alarm 1 is a static alarm in this example.

**Table 27. Alarm Configuration Example 1** 

1 4010 2711	in Comiguration Example 1
DIN	Description
0x9911, 0x98AF	ALM_CTRL = 0x11AF Alarm 2: dynamic; Δ-GYRO_OUT (Δ-time, ALM_ SMPL2) > ALM_MAG2 Alarm 1: static; GYRO_OUT < ALM_MAG1 use filtered data source for comparison DIO2 output indicator, positive polarity
0x930F, 0x92A0	ALM_MAG2 = 0x0FA0, (+50°/sec)
0x910F, 0x90A0	ALM_MAG1 = 0x0FA0, (+50°/sec)
0x9666	ALM_SMPL2[7:0] = 0x66 (102 samples)

## SYSTEM CONTROLS

The ADIS16135 provides a number of system-level controls for managing its operation using the registers listed in Table 28.

**Table 28. System Tool Registers** 

1 4010 2010 7 0001	1 more 201 0 years 1001 110 gravers		
Register Name	Address	Description	
GPIO_CTRL	0x1A	General-purpose I/O control	
MSC_CTRL	0x1C	Self-test, calibration, data ready	
SLP_CTRL	0x24	Sleep mode control	
DIAG_STAT	0x26	Error flags	
GLOB_CMD	0x28	Single-command functions	
LOT_ID1	0x32	Lot Identification Code 1	
LOT_ID2	0x34	Lot Identification Code 2	
LOT_ID3	0x36	Lot Identification Code 3	
PROD_ID	0x38	Product identification	
SERIAL_NUM	0x3A	Serial number	

#### **GLOBAL COMMANDS**

The GLOB\_CMD register (see Table 29) provides trigger bits for several operations. Write 1 to the appropriate bit in GLOB\_CMD to start a function. After the function completes, the bit restores to 0.

#### Software Reset

Set GLOB\_CMD[7] = 1 (DIN = 0xA880) to reset the operation, which removes all data, initializes all registers from their flash settings, and starts data collection. This function provides a firmware alternative to the  $\overline{RST}$  line (see Table 5, Pin 8).

Table 29. GLOB\_CMD Bit Descriptions

I abic 2	Table 25. GLOB_CMD bit Descriptions		
Bits	Description (Default = 0x0000)	Execution Time	
[15:8]	Not used	N/A	
[7]	Software reset	74 ms	
[6:4]	Not used	N/A	
[3]	Flash update	72 ms	
[2]	Not used	N/A	
[1]	Factory calibration restore	71 ms	
[0]	Automatic bias correction	N/A <sup>1</sup>	

<sup>&</sup>lt;sup>1</sup> Execution time is based on SMPL\_PRD and DEC\_RATE settings. This starts at the next data ready pulse, restarts the decimation cycle, and then writes to the flash (72 ms) after completing a decimation cycle. With respect to Figure 18, the decimation cycle time =  $N_D \div F_s$ .

#### **MEMORY MANAGEMENT**

The flash memory's data retention has a dependency on temperature, as shown in Figure 20. The FLASH\_CNT register (see Table 30) provides a 16-bit counter that helps track the number of write cycles to the nonvolatile flash memory, which helps the user manage against the endurance rating. The flash updates every time any of the following bits are set to 1: GLOB\_CMD[3], GLOB\_CMD[1], and GLOB\_CMD[0].

Table 30. FLASH\_CNT Bit Descriptions

Bits	Description)
[15:0]	Binary counter; number of flash updates




Figure 20. Flash Memory Retention

#### **Checksum Test**

Set MSC\_CTRL[11] = 1 (DIN = 0x9D08) to perform a check-sum verification of the internal program memory. This takes a summation of the internal program memory and compares it with the original summation value for the same locations (from factory configuration). Check the results in the DIAG\_STAT register (see Table 34). DIAG\_STAT[6] = 0 if the sum matches the correct value and 1 if it does not. Make sure that the power supply is within specification for the entire 20 ms that this function takes to complete.

#### **GENERAL-PURPOSE I/O**

There are two general-purpose I/O lines, DIO1 and DIO2, which provide a number of useful functions. The MSC\_CTRL[2:0] bits (see Table 31) control the data-ready configuration and have the highest priority for setting either DIO1 or DIO2 (but not both). The ALM\_CTRL[2:0] control bits (see Table 26) provide the alarm indicator configuration control and have the second highest priority for DIO1 or DIO2. When DIO1 and DIO2 are not in use as either data-ready or alarm indicator signals, the GPIO\_CTRL register (see Table 32) provides the control and data bits for them.

#### Data Ready I/O Indicator

The factory default setting for MSC\_CTRL[2:0] is 110, which configures DIO1 as a positive data-ready indicator signal. A common option for this function is MSC\_CTRL[2:0] = 100 (DIN = 0x9C04), which changes data ready to a negative polarity for processors that provide only negative-triggered interrupt pins. The pulse width is between 100  $\mu s$  and 200  $\mu s$  over all conditions.

#### **Example I/O Configuration**

For example, set GPIO\_CTRL[7:0] = 0x02 (DIN = 0x9A02) to set DIO1 as an input and DIO2 as an output. Then, set GPIO\_CTRL[15:8] = 0x02 (DIN = 0x9B02) to set DIO2 in a high output state. Monitor DIO1 by reading GPIO\_CTRL[8] (DIN = 0x1B00).

Table 31. MSC\_CTRL Bit Descriptions

Bits	Description (Default = 0x0006)
[15:12]	Not used
[11]	Memory test (cleared upon completion)
	(1 = enabled, 0 = disabled)
[10]	Automatic self-test (cleared upon completion)
	(1 = enabled, 0 = disabled)
[9:8]	Do not use, always set these bits to 00 (binary)
[7]	Disable sensor compensation
	(1 = disable compensation, 0 = enable compensation)
[6:3]	Not used
[2]	Data-ready enable
	(1 = enabled, 0 = disabled)
[1]	Data-ready polarity
	(1 = active high, 0 = active low)
[0]	Data-ready line select
	(1 = DIO2, 0 = DIO1)

Table 32. GPIO\_CTRL Bit Descriptions

Bits	its Description (Default = 0x0000)	
[15:10]	Don't care	
[9]	General-Purpose I/O Line 2 (DIO2) data level	
[8]	General-Purpose I/O Line 1 (DIO1) data level	
[7:2]	Don't care	
[1]	General-Purpose I/O Line 2 (DIO2) direction control	
	(1 = output, 0 = input)	
[0]	General-Purpose I/O Line 1 (DIO1) direction control	
	(1 = output, 0 = input)	

#### **SELF-TEST**

The MSC\_CTRL bits (see Table 31) provide a self-test function, which helps verify the mechanical integrity of the MEMS and signal processing circuit. When enabled, the self-test applies an electrostatic force to the internal sensor element, which causes it to move in a manner that simulates its response to actual rotation. Set MSC\_CTRL[10] = 1 (DIN = 0x9D04) to run the self-test routine, which reports a pass/fail result in DIAG\_STAT[5]. MSC\_CTRL[10] resets itself to 0 after completing this routine. This process takes approximately 46 ms.

#### POWER MANAGEMENT

The SLP\_CTRL register (see Table 33) provides two different sleep modes for system-level management: normal and timed. Set SLP\_CTRL[7:0] = 0xFF (DIN = 0xA4FF) to start normal sleep mode. To awaken the device from sleep mode, use one of the following options to restore normal operation: assert  $\overline{\text{CS}}$  from high to low, pulse  $\overline{\text{RST}}$  low, then high again, or cycle the power. Use SLP\_CTRL[7:0] to put the device into sleep mode for a specified period. For example, SLP\_CTRL[7:0] = 0x64 (DIN = 0xA464) puts the ADIS16135 to sleep for 50 sec.

Table 33. SLP\_CTRL Bit Descriptions

Bits	Description	
[15:8]	Not used	
[7:0]	0xFF: normal sleep mode	
	0x00 to 0xFE: programmable sleep time bits; 0.5 sec/LSB	

#### **STATUS**

The DIAG\_STAT register (see Table 34) provides error flags for a number of functions. Each flag uses a 1 to indicate an error condition and a 0 to indicate a normal condition. Reading this register provides access to each flag's status and resets all of the bits to 0 for monitoring future operation. If the error condition remains, the error flag returns to 1 at the conclusion of the next sample cycle. DIAG\_STAT[0] does not require a read of this register to return to 0. If the power supply voltage goes back into range, this flag clears automatically. The SPI communication error flag in DIAG\_STAT[3] indicates that the number of SCLKs in a SPI sequence did not equal a multiple of 16 SCLKs.

Table 34. DIAG\_STAT Bit Descriptions

Tuble 5 i. Dirid_STAT Die Descriptions	
Bits	Description (Default = 0x0000)
[15:10]	Not used
[9]	Alarm 2 status (1 = active, 0 = inactive)
[8]	Alarm 1 status (1 = active, 0 = inactive)
[7]	Not used
[6]	Flash test, checksum flag (1 = fail, 0 = pass)
[5]	Self-test diagnostic error flag (1 = fail, 0 = pass)
[4]	Sensor over range (1 = over range, 0 = normal)
[3]	SPI communication failure (1 = fail, 0 = pass)
[2]	Flash update failure (1 = fail, 0 = pass)
[1]	Not used
[0]	Power supply low, $(1 = VCC < 4.75 \text{ V}, 0 = VCC \ge 4.75 \text{ V})$

#### **PRODUCT IDENTIFICATION**

The PROD\_ID register (see Table 37) contains 0x3F07, which is the hexadecimal equivalent of 16,135. The LOT\_ID1, LOT\_ID2, and LOT\_ID3 registers (see Table 35) provide manufacturing lot information. The SERIAL\_NUM register (see Table 36) contains a binary number that represents the serial number on the device label and is lot specific.

Table 35. LOT\_ID1, LOT\_ID2, LOT\_ID3 Bit Descriptions

		<u> </u>		
Bits	Description			
[15:0]	Lot identification, binary code			

#### Table 36. SERIAL\_NUM Bit Descriptions

Bits	Description
[15:14]	Not used
[13:0]	Serial number, 1 to 9999 (0x270F)

#### Table 37. PROD\_ID Bit Descriptions

Bits	Description	
[15:0]	Product identification = 0x3F07	

# APPLICATIONS INFORMATION BREAKOUT BOARD

The ADIS16IMU1/PCBZ (sold separately) provides a breakout board function for the ADIS16135BMLZ. This interface printed circuit board (PCB) provides larger connectors than the ADIS16135BMLZ for simpler connection with an SPI-compatible processor board. It also provides four tapped M2 holes for attachment of the ADIS16135BMLZ to the breakout board and four holes (machine screw size M2.5 or #4) for mounting the breakout board to a solid structure. J1 is a dual-row, 2 mm (pitch) connector that works with 1 mm ribbon cable systems.

Figure 21 provides the top level view of the interface board. Install the ADIS16135BMLZ onto this board using the silk pattern as an orientation guide. Figure 22 provides the pin assignments for J1 that match the ADIS16135BMLZ pin functions, which are listed in Table 5. The ADIS16135 does not require external capacitors for normal operation; therefore, the interface PCB does not use the C1 and C2 pads.




Figure 21. Physical Diagram for the Current ADIS16IMU1/PCBZ




Figure 22. ADIS16IMU1/PCBZ J1 Pin Assignments

#### **INSTALLATION TIPS**

Use Figure 23 and Figure 24 as a starting point for a connector down mechanical design, where the mating connector is soldered to a PCB. All of the evaluation tools for the ADIS16135 use the Samtec CLM-112-02 series as the mating connector and assume use of two holes for the connector alignment pins together with 24 holes for stress relief in those cases where the pins of the ADIS16135 bottom out during insertion.

When designing a connector up system, use the mounting holes shown in Figure 23 as a guide in designing the bulkhead mounting system, and use Figure 24 as a guide in developing the mating connector interface on a flexible circuit or other connector system.




Figure 23. Suggested Mounting Hole Locations, Connector Down




Figure 24. Suggested Layout and Mechanical Design for the Mating Connector

# **OUTLINE DIMENSIONS**




Figure 25. 24-Lead Module with Connector Interface (ML-24-3) Dimensions shown in millimeters

#### **ORDERING GUIDE**

Model <sup>1</sup>	Temperature Range	Package Description	Package Option
ADIS16135BMLZ	−40°C to +105°C	24-Lead Module with Connector Interface	ML-24-3

<sup>&</sup>lt;sup>1</sup> Z = RoHS Compliant Part.

**NOTES**