

PWM, Step-Down DC-to-DC Controller with Margining and Tracking

Data Sheet

ADP1822

FEATURES

Wide power input voltage range: 1 V to 24 V Chip supply voltage range: 3.7 V to 5.5 V Wide output voltage range: 0.6 V to 85% of input voltage 1% accuracy, 0.6 V reference voltage **Output voltage margining control** Output voltage tracking All N-channel MOSFET 300 kHz, 600 kHz, or up to 1.2 MHz synchronized frequency No current sense resistor required **Power-good output** Programmable soft start with reverse current protection **Current-limit protection Thermal overload protection Overvoltage protection Undervoltage lockout** 1 µA shutdown supply current Small, 24-lead QSOP package

APPLICATIONS

Telecommunications and networking systems High performance servers Medical imaging systems DSP core power supplies Microprocessor core power supplies Mobile communication base stations Distributed power

GENERAL DESCRIPTION

The ADP1822 is a versatile and inexpensive synchronous voltagemode PWM step-down controller. It drives an all N-channel power stage to regulate an output voltage as low as 0.6 V. The ADP1822 regulated output can track another power supply and can be dynamically adjusted up or down with the controller's margining-control inputs, making it ideal for high reliability applications. It is well suited for a wide range of high power applications, such as DSP power and processor core power in telecommunications, medical imaging, high performance servers, and industrial applications. It operates from a 3.7 V to 5.5 V supply with power input voltage ranging from 1.0 V to 24 V.

The ADP1822 can operate at any frequency between 300 kHz and 1.2 MHz, either by synchronizing with an external source or an internally generated, logic-controlled clock of 300 kHz or 600 kHz. It includes an adjustable soft start to allow sequencing and quick power-up while preventing input inrush current. Output reverse-current protection at startup prevents excessive output voltage excursions. The adjustable, virtually lossless currentlimit scheme reduces external part count and improves efficiency.

The ADP1822 operates over the -40°C to +125°C junction temperature range and is available in a 24-lead QSOP package.




Figure 1. Efficiency vs. Load Current, 5 V Input




Figure 2. Typical Operating Circuit

Rev. D

Information furnished by Analog Devices is believed to be accurate and reliable. However, no responsibility is assumed by Analog Devices for its use, nor for any infringements of patents or other rights of third parties that may result from its use. Specifications subject to change without notice. No license is granted by implication or otherwise under any patent or patent rights of Analog Devices. Trademarks and registered trademarks are the property of their respective owners.

 One Technology Way, P.O. Box 9106, Norwood, MA 02062-9106, U.S.A.

 Tel: 781.329.4700
 www.analog.com

 Fax: 781.461.3113
 ©2006-2011 Analog Devices, Inc. All rights reserved.

TABLE OF CONTENTS

Features
Applications1
General Description
Revision History
Specifications
Absolute Maximum Ratings
ESD Caution
Simplified Block Diagram
Pin Configuration and Function Descriptions7
Typical Performance Characteristics
Theory of Operation
Current-Limit Scheme
Output Voltage Margining12
Output Voltage Tracking12
Soft Start 12
High-Side Driver (BST and DH)13
Low-Side Driver (DL)13
Input Voltage Range13
Setting the Output Voltage

REVISION HISTORY

12/11—Rev. C to Rev. D	
Updated Outline Dimensions	21
Changes to Ordering Guide	21

5/07—Rev. B to Rev. C

Changes to Features	
Changes to General Description	
Changes to Specifications Section	
Changes to Table 2	5
Changes to Theory of Operation Section	
Changes to Current Limit Scheme Section	
Changes to Setting the Current Limit Section	
Changes to Ordering Guide	
8	

8/06—Rev. A to Rev. B

Change to Title	1
Change to General Description	1
Changes to Figure 6	9
Changes to Output Voltage Margining Section	12
Changes to Table 4	12

Switching Frequency Control	13
Compensation	13
Power-Good Indicator	13
Shutdown Control	13
Application Information	14
Selecting the Input Capacitor	14
Output LC Filter	14
Selecting the MOSFETS	15
Setting the Current Limit	15
Feedback Voltage Divider	16
Setting the Voltage Margin	16
Compensating the Regulator	16
Setting the Soft Start Period	
Synchronizing the Converter	19
Setting the Output Voltage Tracking	19
Application Circuits	
Outline Dimensions	21
Ordering Guide	21

1/06—Rev. 0 to Rev. A

Changes to Figure 1	1
Changes to Table 1	3
Changes to Input Voltage Range Section	13
Changes to Selecting the Input Capacitor Section	14
Added Equation 1; Renumbered Sequentially	14
Changes to Equation 7 and Equation 8	15
Changes to Selecting the MOSFETS Section	15
Added Equation 9; Renumbered Sequentially	15
Changes to Equation 10	15
Changes to Equation 22	
Changes to Compensating the Regulator Section	17
Changes to Figure 19 and Figure 20	17
Changes to Equation 27	17
Changes to Equation 34	18

7/05—Revision 0: Initial Version

SPECIFICATIONS

 $V_{VCC} = V_{PVCC} = V_{\overline{SHDN}} = V_{FREQ} = V_{TRKN} = 5 V$, SYNC = MAR = MSEL = GND. All limits at temperature extremes are guaranteed via correlation using standard statistical quality control (SQC). $T_J = -40^{\circ}$ C to +125°C, unless otherwise specified. Typical values are at $T_A = 25^{\circ}$ C.

Parameter	Conditions	Min	Тур	Max	Unit
POWER SUPPLY					
Input Voltage		3.7		5.5	V
Undervoltage Lockout Threshold	V_{VCC} rising, $T_J = -40^{\circ}C$ to $+125^{\circ}C$	2.4	2.7	3.0	V
	V_{VCC} rising, $T_A = 25^{\circ}C$	2.5	2.7	2.9	v
Undervoltage Lockout Hysteresis	Vvcc		0.1		V
Quiescent Current	lvcc + lvcc, not switching		1	2	mA
Shutdown Current	SHDN = GND			10	μA
Power Stage Supply Voltage		1.0		24	v
ERROR AMPLIFER					
FB Regulation Voltage	$T_J = -40^{\circ}C$ to $+85^{\circ}C$	594	600	606	mV
5 5	$T_{J} = -40^{\circ}C \text{ to } +125^{\circ}C$	588	600	606	mV
FB Input Bias Current		-100	+1	+100	nA
Error Amplifier Open-Loop Voltage Gain			70		dB
COMP Output Sink Current			600		μA
COMP Output Source Current			110		μA
PWM CONTROLLER					1
PWM Peak Ramp Voltage			1.25		v
DL Minimum On Time	FREQ = VCC (300 kHz)	120	170	220	ns
	$FREQ = VCC$ (300 kHz), $T_A=25^{\circ}C$	140	170	200	ns
SOFT START					
SS Pull-Up Resistance	SS = GND		95		kΩ
SS Pull-Down Resistance	$V_{SS} = 0.6 V$	1.65	2.5	4.2	kΩ
OSCILLATOR					
Oscillator Frequency	FREQ = GND	250	310	375	kHz
	FREQ = VCC	470	570	720	kHz
Synchronization Range	FREQ = GND	300		600	kHz
, 5	FREQ = VCC	600		1200	kHz
SYNC Minimum Pulse Width				80	ns
CURRENT SENSE					
CSL Threshold Voltage	Relative to PGND	-30	0	+30	mV
CSL Output Current	$V_{CSL} = 0 V$	42	50	54	μA
Current Sense Blanking Period			160		ns
GATE DRIVERS					-
DH Rise Time	$C_{GATE} = 3 \text{ nF}, V_{DH} = V_{IN}, V_{BST} - V_{SW} = 5 \text{ V}$		16		ns
DH Fall Time	$C_{GATE} = 3 \text{ nF}, V_{DH} = V_{IN}, V_{BST} - V_{SW} = 5 \text{ V}$		12		ns
DL Rise Time	$C_{GATE} = 3 \text{ nF}, V_{DL} = V_{IN}$		19		ns
DL Fall Time	$C_{GATE} = 3 \text{ nF}, V_{DL} = 0 \text{ V}$		13		ns
Driver R _{on} , Sourcing Current	1 A, 0.7 μs pulse		2		Ω
Driver R _{on} , Sinking Current	1 A, 0.7 µs pulse		1.5		Ω
DL Low to DH High Dead Time			33		ns
DH Low to DL High Dead Time			42		ns
VOLTAGE MARGINING			12		115
High Output Voltage Margin Resistance	MUP to FB, $V_{MAR} = V_{MSEL} = 5 V$		20		Ω
Low Output Voltage Margin Resistance	MOV to FB, $V_{MAR} = 5 V$, $V_{MSEL} = 0 V$		20		Ω

Parameter	Conditions	Min	Тур	Мах	Unit
TRACKING					
Tracking Comparator Input Offset		-200		+200	mV
Tracking Comparator Delay			100		ns
Tracking Comparator Common-Mode Input Voltage Range		0		Vvcc	V
TRKP Pull-Up Resistance	Pull-up to VCC		200		kΩ
TRKN Pull-Down Resistance			200		kΩ
LOGIC THRESHOLDS (SHDN, SYNC, FREQ, MAR, MSEL)					
Input High Voltage	V _{VCC} = 3.7 V to 5.5 V	2.0			v
Input Low Voltage	$V_{VCC} = 3.7 V \text{ to } 5.5 V$			0.8	V
SYNC, FREQ Input Leakage Current	SYNC = FREQ = GND		0.1	1	μA
SHDN, MAR, MSEL Pull-Down Resistance			100		kΩ
THERMAL SHUTDOWN					
Thermal Shutdown Threshold			145		°C
Thermal Shutdown Hysteresis			10		°C
PWGD OUTPUT					
FB Overvoltage Threshold	V _{FB} rising		750		mV
FB Overvoltage Hysteresis			35		mV
FB Undervoltage Threshold	V _{FB} rising		550		mV
FB Undervoltage Hysteresis			35		mV
PWGD Off Current	$V_{PWGD} = 5 V$			1	μA
PWGD Low Voltage	$I_{PWGD} = 10 \text{ mA}$		150	500	mV

ABSOLUTE MAXIMUM RATINGS

Table 2.

Parameter	Rating
VCC, SHDN, SYNC, FREQ, COMP, SS, FB, TRKP, TRKN, MAR, MSEL, MUP, and MDN to GND; PVCC to PGND; BST to SW	-0.3 V to +6 V
BST to GND	–0.3 V to +30 V
CSL to GND	-1 V to +30 V
DH to GND	$(V_{SW} - 0.3 V)$ to $(V_{BST} + 0.3 V)$
DL to PGND	-0.3 V to (V _{PVCC} + 0.3 V)
SW to GND	-2 V to +30 V
PGND to GND	±2 V
θ _{JA} , 2-Layer (SEMI Standard Board)	122°C/W
θ_{JA} , 4-Layer (JEDEC Standard Board)	82°C/W
Operating Ambient Temperature Range	-40°C to +85°C
Operating Junction Temperature Range	–55°C to +125°C
Storage Temperature Range	–65°C to +150°C
Maximum Soldering Lead Temperature	260°C

Stresses above those listed under Absolute Maximum Ratings may cause permanent damage to the device. This is a stress rating only; functional operation of the device at these or any other conditions above those indicated in the operational section of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

Absolute maximum ratings apply individually only, not in combination. Unless otherwise specified, all other voltages are referenced to GND.

ESD CAUTION



ESD (electrostatic discharge) sensitive device. Charged devices and circuit boards can discharge without detection. Although this product features patented or proprietary protection circuitry, damage may occur on devices subjected to high energy ESD. Therefore, proper ESD precautions should be taken to avoid performance degradation or loss of functionality.

SIMPLIFIED BLOCK DIAGRAM




Figure 3. Simplified Block Diagram

PIN CONFIGURATION AND FUNCTION DESCRIPTIONS




Figure 4. ADP1822 Pin Configuration

Table 3. Pin Function Descriptions

Pin No.	Mnemonic	Description
1	BST	High-Side Gate Driver Boost Capacitor Input. A capacitor between SW and BST powers the high-side gate driver DH. The capacitor is charged through a diode from PVCC when the low-side MOSFET is on. Connect a 0.1 μ F or greater ceramic capacitor from BST to SW and a Schottky diode from PVCC to BST to power the high-side gate driver.
2	DH	High-Side Gate Driver Output. Connect DH to the gate of the external high-side N-channel MOSFET switch. DH is powered from the capacitor between SW and BST and its voltage swings between V _{SW} and V _{BST} .
3	SW	Power Switch Node. SW is the power switching node. Connect the source of the high-side N-channel MOSFET switch and the drain of the low-side N-channel MOSFET synchronous rectifier to SW. SW powers the output through the output LC filter.
4	SYNC	Frequency Synchronization Input. Drive SYNC with an external 300 kHz to 1.2 MHz signal to synchronize the converter switching frequency to the applied signal. The maximum SYNC frequency is limited to 2× the nominal internal frequency selected by FREQ. Do not leave SYNC unconnected; when not used, connect SYNC to GND.
5	FREQ	Frequency Select Input. FREQ selects the converter switching frequency. Drive FREQ low to select 300 kHz, or high to select 600 kHz. Do not leave FREQ unconnected.
6	MAR	Margin Control Input. MAR is used with MSEL to control output voltage margining. MAR chooses between high voltage and low voltage margining when MSEL is driven high. If not used, connect MAR to GND.
7	TRKN	Tracking Comparator Negative Input. Drive TRKN from the voltage that the ADP1822 output voltage tracks. TRKN voltage is limited to VCC. See the Output Voltage Tracking section.
8	TRKP	Tracking Comparator Positive Input. Drive TRKP from the output voltage. TRKP voltage is limited to VCC. See the Output Voltage Tracking section.
9	SHDN	Active Low DC-to-DC Shutdown Input. Drive SHDN high to turn on the converter. Drive it low to turn it off. Connect SHDN to VCC for automatic startup.
10	PWGD	Open-Drain Power-Good Output. PWGD sinks current to GND when the output voltage is above or below the regulation voltage. Connect a pull-up resistor from PWGD to VDD for a logical power-good indicator.
11	DGND	Digital Ground. Connect DGND to GND at a single point as close as possible to the IC.
12	GND	Analog Ground. Connect GND to PGND at a single point as close as possible to the IC.
13	SS	Soft Start Control Input. A capacitor from SS to GND controls the soft start period. When the output is overloaded, SS is discharged to prevent excessive input current while the output recovers. Connect a 1 nF to 1 µF capacitor from SS to GND to set the soft start period. See the Soft Start section.
14	FB	Voltage Feedback Input. Connect to a resistive voltage divider from the output to FB to set the output voltage. See the Setting the Output Voltage section.
15	СОМР	Compensation Node. Connect a resistor-capacitor network from COMP to FB to compensate the regulation control system. See the Compensation section.
16	MSEL	Margin Select Input. Drive MSEL high to activate the voltage margining feature. Drive MSEL low to regulate the output voltage to the nominal value. If not used, connect MSEL to GND.

Pin No.	Mnemonic	Description
17	MDN	Margin Down Input. Connect a resistor from MDN to the output voltage to set the low margining voltage. See the Setting the Voltage Margin section.
18	MUP	Margin Up Input. Connect a resistor from MUP to GND to set the high margining voltage. See the Setting the Voltage Margin section.
19	VCC	Internal Power Supply Input. VCC powers the internal circuitry. Bypass VCC to GND with 0.1 µF or greater capacitor connected as close as possible to the IC.
20	CSL	Low-Side Current Sense Input. Connect CSL to SW through a resistor to set the current limit. See the Setting the Current Limit section.
21	PGND	Power Ground. Connect GND to PGND at a single point as close as possible to the IC.
22	DL	Low-Side Gate Driver Output. Connect DL to the gate of the low-side N-channel MOSFET synchronous rectifier. The DL voltage swings between PGND and PVCC.
23	PVCC	Internal Gate Driver Power Supply Input. PVCC powers the low-side gate driver DL. Bypass PVCC to PGND with 1 µF or greater capacitor connected as close as possible to the IC.
24	NC	No Connection. Not internally connected.

TYPICAL PERFORMANCE CHARACTERISTICS




Figure 5. Efficiency vs. Load Current, V_{IN} = 5 V, V_{OUT} = 3.3 V, 1.8 V




Figure 6. Efficiency vs. Load Current, $V_{IN} = 12 V$, $V_{OUT} = 3.3 V$, 1.8 V




Figure 7. VCC Supply Current vs. Voltage




Figure 8. FB Regulation Voltage vs. Temperature




Figure 9. Switching Frequency vs. Temperature





Figure 10. Load Transient Response, 1.5 A to 15 A






Figure 17. Output Voltage Tracking Response

THEORY OF OPERATION

The ADP1822 is a versatile, economical, synchronous-rectified, fixed frequency, voltage-mode, pulse-width modulated (PWM) step-down controller capable of generating an output voltage as low as 0.6 V. It is ideal for a wide range of high power applications, such as DSP and processor core power in telecommunications, medical imaging, and industrial applications. The ADP1822 controller runs from 3.7 V to 5.5 V and accepts a power input voltage between 1.0 V and 24 V.

The ADP1822 includes circuitry to implement output voltage margining and can track an external voltage, making it ideal for high reliability applications with multiple dc-to-dc converters. It operates at a fixed, internally set 300 kHz or 600 kHz switching frequency that is controlled by the state of the FREQ input. The high frequency reduces external component size and cost while maintaining high efficiency. For noise sensitive applications where the switching frequency needs to be more tightly controlled, synchronize the ADP1822 to an external signal whose frequency is between 300 kHz and 1.2 MHz.

The ADP1822 includes adjustable soft start with output reversecurrent protection, and a unique, adjustable, lossless current limit. It operates over the -40° C to $+125^{\circ}$ C junction temperature range and is available in a space-saving, 24-lead QSOP package.

CURRENT-LIMIT SCHEME

The ADP1822 employs a unique, programmable cycle-by-cycle lossless current-sensing scheme that uses an inexpensive resistor to set the current limit. A 50 μ A current source is forced out of CSL to a programming resistor connected to SW. The resulting voltage across the current sense resistor sets the current-limit threshold. When on-state voltage of the low-side MOSFET synchronous rectifier exceeds the programmed threshold, the low-side MOSFET remains on, preventing another on cycle and reducing the inductor current. Once the MOSFET voltage, and thus the inductor current, is below the current-sense threshold, the synchronous rectifier is allowed to turn off, and another cycle begins.

When the ADP1822 senses an overcurrent condition, SS sinks current from the soft start capacitor through an internal 2.5 k Ω resistor, reducing the voltage at SS and thus reducing the regulated output voltage. The output behaves like a constant current source around the preset current limit in the event of an overcurrent condition. The ADP1822 remains in this mode for as long as the overcurrent condition persists. When the overcurrent condition is removed, operation resumes in soft start mode. This ensures that when the overload condition is removed, the output voltage smoothly transitions back to regulation while providing protection for overload and short-circuit conditions.

The ADP1822 also offers a technique for implementing a current limit foldback in the event of a short circuit with the use of an additional resistor. See the Setting the Current Limit section for more information.

OUTPUT VOLTAGE MARGINING

The ADP1822 features output voltage margining. MAR enables voltage margining, and MSEL controls whether the voltage is margined up or down.

The voltage is margined by switching a resistor from FB to GND (for the high margin) or from FB to the output voltage (for the low margin). The switches from FB are internal to the ADP1822 through the MUP and MDN terminals. Table 4 shows the states of MAR and MSEL and the resulting voltage margin setting. See the Setting the Voltage Margin section for more information.

 Table 4. Voltage Margining Control

MSEL	MAR	Voltage Margin
Х	L	None (FB not changed)
Н	Н	High margin (FB connected to MUP)
L	Н	Low margin (FB connected to MDN)

OUTPUT VOLTAGE TRACKING

The ADP1822 features an internal comparator that forces the output voltage to track an external voltage at startup, which prevents the output voltage from exceeding the tracking voltage.

The comparator turns off the high-side switch if the positive tracking (TRKP) input voltage exceeds the negative tracking (TRKN) input voltage. Connect TRKP to the output voltage and drive TRKN with the voltage to be tracked. If the voltage at TRKN is below the regulation voltage, the output voltage is limited to the voltage at TRKN. If the voltage at TRKN is above the regulation voltage, the output voltage regulates the desired voltage set by the voltage divider. For more information, see the Setting the Output Voltage Tracking section.

SOFT START

When powering up or resuming operation after shutdown, overload, or short-circuit conditions, the ADP1822 employs an adjustable soft start feature that reduces input current transients and prevents output voltage overshoot at start-up and overload conditions. The soft start period is set by the value of the soft start capacitor, C_{SS}, between SS and GND.

When starting the ADP1822, C_{ss} is initially discharged. It is enabled by either driving \overline{SHDN} high or by bringing VCC above the undervoltage lockout threshold, and C_{ss} begins charging to 0.8 V through an internal 100 k Ω resistor. As C_{ss} charges, the regulation voltage at FB is limited to the lesser of either the voltage at SS or the internal 0.6 V reference voltage. As the voltage at SS rises, the output voltage rises proportionally until the voltage at SS exceeds 0.6 V. At this time, the output voltage is regulated to the desired voltage. If the output voltage is precharged prior to turn-on, the ADP1822 prevents reverse inductor current that would discharge the output voltage. Once the voltage at SS exceeds the 0.6 V regulation voltage, the reverse current is re-enabled to allow the output voltage regulation to be independent of load current.

To override the soft start feature, leave SS unconnected. This allows the output voltage to rise as quickly as possible and eliminates the soft start period.

HIGH-SIDE DRIVER (BST AND DH)

Gate drive for the high-side power MOSFET is generated by a flying capacitor boost circuit. This circuit allows the high-side N-channel MOSFET gate to be driven above the input voltage, allowing full enhancement of and a low voltage drop across the MOSFET. The circuit is powered from a flying capacitor from SW to BST that in turn is powered from the PVCC gate driver voltage. When the low-side switch is turned on, SW is driven to PGND, and the flying capacitor is charged from PVCC through an external Schottky rectifier. The capacitor stores sufficient charge to power BST to drive DH high and to fully enhance the high-side N-channel MOSFET. Use a flying capacitor value greater than 100× the high-side MOSFET input capacitance.

LOW-SIDE DRIVER (DL)

DL is the gate drive for the low-side power MOSFET synchronous rectifier. Synchronous rectification reduces conduction losses developed by a conventional rectifier by replacing it with a low resistance MOSFET switch. DL turns on the synchronous rectifier by driving the gate voltage to PVCC. The MOSFET is turned off by driving the gate voltage to PGND.

An active dead time reduction circuit reduces the break-beforemake time of the switching to limit the losses due to current flowing through the synchronous rectifier body diode or external Schottky rectifier.

INPUT VOLTAGE RANGE

The ADP1822 takes its internal power from the VCC and PVCC inputs. PVCC powers the low-side MOSFET gate drive (DL), and VCC powers the internal control circuitry. Both of these inputs are limited to between 3.7 V and 5.5 V. Bypass PVCC to PGND with a 1 μ F or greater capacitor. Bypass VCC to GND with a 0.1 μ F or greater capacitor.

The power input to the dc-to-dc converter can range between $1.2 \times$ the output voltage up to 24 V. Bypass the power input to PGND with a suitably large capacitor. See the Selecting the Input Capacitor section.

SETTING THE OUTPUT VOLTAGE

The output voltage is set using a resistive voltage divider from the output to FB. The voltage divider drops the output voltage to the 0.6 V FB regulation voltage to set the regulation output voltage. The output voltage is set to voltages as low as 0.6 V and as high as 85% of the minimum power input voltage (see the Feedback Voltage Divider section).

SWITCHING FREQUENCY CONTROL

The ADP1822 has a logic-controlled frequency select input, FREQ, which sets the switching frequency to 300 kHz or 600 kHz. Drive FREQ low for 300 kHz and drive it high for 600 kHz.

The SYNC input is used to synchronize the converter switching frequency to an external signal. The synchronization range is 300 kHz to 1.2 MHz. The acceptable synchronization frequency range is limited to twice the nominal switching frequency set by FREQ. For lower frequency synchronization, between 300 kHz and 600 kHz, connect FREQ to GND. For higher frequency synchronization, between 480 kHz and 1.2 MHz, connect FREQ to VCC (see the Synchronizing the Converter section for more information).

COMPENSATION

The control loop is compensated by an external series RC network from COMP to FB and sometimes requires a series RC in parallel with the top voltage divider resistor. COMP is the output of the internal error amplifier.

The internal error amplifier compares the voltage at FB to the internal 0.6 V reference voltage. The difference between the two (the feedback voltage error) is amplified by the error amplifier. To optimize the ADP1822 for stability and transient response for a given set of external components and input/output voltage conditions, choose the compensation components. For more information on choosing the compensation components, see the Compensating the Regulator section.

POWER-GOOD INDICATOR

The ADP1822 features an open-drain power-good output, PWGD, that sinks current when the output voltage drops 8.3% below or 25% above the nominal regulation voltage. Two comparators measure the voltage at FB to set these thresholds. The PWGD output also sinks current if overtemperature or input undervoltage conditions are detected. It is operational with V_{CC} voltage as low as 1.0 V.

Use this output as a simple power-good signal by connecting a pull-up resistor from PWGD to an appropriate supply voltage.

SHUTDOWN CONTROL

The ADP1822 dc-to-dc converter features a low power shutdown mode that reduces quiescent supply current to 1 μ A. To shut down the ADP1822, drive SHDN low. To turn it on, drive SHDN high. For automatic startup, connect SHDN to VCC.

Data Sheet

APPLICATION INFORMATION SELECTING THE INPUT CAPACITOR

The input capacitor absorbs the switched input current of the dc-to-dc converter, allowing the input source to deliver smooth dc current. Choose an input capacitor whose impedance at the switching frequency is lower than the input source impedance. Use low equivalent series resistance (ESR) capacitors, such as low ESR tantalum, ceramic, or organic electrolyte (such as Sanyo OS-CON) types. For all types of capacitors, make sure that the current rating of the capacitor is greater than the input rms ripple current, which is approximately

$$I_{IN_RMS} \cong I_{LOAD} \times \frac{V_{OUT}}{V_{IN}} \times \sqrt{\frac{V_{IN}}{V_{OUT}}} - 1$$
(1)

OUTPUT LC FILTER

The output LC filter smoothes the switched voltage at SW, making the output an almost dc voltage. Choose the output LC filter to achieve the desired output ripple voltage. Since the output LC filter is part of the regulator negative-feedback control loop, the choice of the output LC filter components affects the regulation control-loop stability.

Choose an inductor value such that the inductor ripple current is approximately 1/3 of the maximum dc output load current. Using a larger value inductor results in a physical size larger than required, and using a smaller value results in increased losses in the inductor and/or MOSFET switches.

Choose the inductor value by

$$L = \frac{1}{(f_{SW})(\Delta I_L)} V_{OUT} \left[1 - \frac{V_{OUT}}{V_{IN}} \right]$$
(2)

where:

L is the inductor value.

fsw is the switching frequency.

*V*_{OUT} is the output voltage.

 V_{IN} is the input voltage.

 ΔI_L is the inductor ripple current, typically 1/3 of the maximum dc load current.

Choose the output capacitor to set the desired output voltage ripple. The ADP1822 functions with output capacitors that have both high and low ESR. For high ESR capacitors, such as tantalum or electrolytic types, many parallel connected capacitors may be required to achieve the desired output ripple voltage. When choosing an output capacitor, consider ripple current rating, capacitance, and ESR. Make sure that the ripple current rating is higher than the maximum inductor ripple current (ΔI_L).

The output ripple voltage is a function of the inductor ripple current and the capacitor impedance at the switching frequency. For high ESR capacitors, the impedance is dominated by the ESR, while for low ESR capacitors, the impedance is dominated by the capacitance. Determine if the capacitor is high ESR or low ESR by comparing the zero frequency formed by the capacitance and the ESR to the switching frequency:

$$f_{ESRZ} = \frac{1}{2\pi (C_{OUT})(ESR)}$$
(3)

where:

 f_{ESRZ} is the frequency of the output capacitor ESR zero. C_{OUT} is the output capacitance.

ESR is the equivalent series resistance of the capacitor.

If f_{ESRZ} is much less than the switching frequency, then the capacitor is high ESR, and the ESR dominates the impedance at the switching frequency. If f_{ESRZ} is much greater than the switching frequency, the capacitor is low ESR, and the impedance is dominated by the capacitance at the switching frequency.

When using capacitors whose impedance is dominated by ESR at the switching frequency (such as tantalum or aluminum electrolytic capacitors), approximate the output voltage ripple current by

$$\Delta V_{OUT} \cong \Delta I_L(ESR) \tag{4}$$

where:

 ΔV_{OUT} is the output ripple voltage.

 ΔI_L is the inductor ripple current.

ESR is the total equivalent series resistance of the output capacitor (or the parallel combination of ESR of all parallel-connected output capacitors).

Make sure that the ripple current rating of the output capacitor(s) is greater than the maximum inductor ripple current.

For output capacitors whose ESR is much lower than the capacitive impedance at the switching frequency, the capacitive impedance dominates the output ripple current. In this case, determine the ripple voltage by

$$\Delta V_{OUT} \cong \frac{\Delta I_L}{8(C_{OUT})(f_{SW})}$$
(5)

where:

 f_{SW} is the switching frequency. C_{OUT} is the output capacitance. When f_{ESRZ} is approximately the same as the switching frequency, the square-root sum of the squares of the two ripples applies, or

$$\Delta V_{OUT} \cong \sqrt{\left[\Delta I_L(ESR)\right]^2 + \left[\frac{\Delta I_L}{8(C_{OUT})(f_{SW})}\right]^2}$$
(6)

SELECTING THE MOSFETS

The choice of MOSFET directly affects the dc-to-dc converter performance. The MOSFET must have low on resistance to reduce I²R losses and low gate charge to reduce transition losses. In addition, the MOSFET must have low thermal resistance to ensure that the power dissipated in the MOSFET does not result in excessive MOSFET die temperature.

The high-side MOSFET carries the load current during on time and carries all the transitions losses of the converter. Typically, the lower the MOSFET on resistance, the higher the gate charge and vice versa. Therefore, it is important to choose a high-side MOSFET that balances the two losses. The conduction loss of the high-side MOSFET is determined by

$$P_{C} \cong \left(I_{LOAD}\right)^{2} \left(R_{ON} \left(\frac{V_{OUT}}{V_{IN}}\right)$$
(7)

where:

 P_C is the conduction power loss. R_{ON} is the MOSFET on resistance.

The gate-charging loss is approximated by

$$P_T \cong \left(V_{PVCC} \right) \left(Q_G \right) \left(f_{SW} \right) \tag{8}$$

where:

 P_T is the gate-charging loss power. V_{PVCC} is the gate driver supply voltage. Q_G is the MOSFET total gate charge. f_{SW} is the converter switching frequency.

The high-side MOSFET transition loss is approximated by

$$P_{SW} = \frac{V_{IN} \times I_{LOAD} \times (t_R + t_F) \times f_{SW}}{2}$$
(9)

where:

 P_{SW} is the high-side MOSFET switching loss power. t_R is the MOSFET rise time. t_F is the MOSFET fall time.

The total power dissipation of the high-side MOSFET is the sum of all the previous losses, or

$$P_{HS} \cong (P_C) + (P_T) + (P_{SW}) \tag{10}$$

where P_{HS} is the total high-side MOSFET power loss.

The low-side MOSFET does not carry the transition losses but does carry the inductor current when the high-side MOSFET is off. For high input and low output voltages, the low-side MOSFET carries the current most of the time, and therefore to achieve high efficiency, it is critical to optimize the low-side MOSFET for low on resistance. In some cases, where the power loss exceeds the MOSFET rating, or lower resistance is required than is available in a single MOSFET, connect multiple low-side MOSFETs in parallel. The equation for low-side MOSFET power loss is

$$P_{LS} \cong \left(I_{LOAD}\right)^2 \left(R_{ON}\right) \left[1 - \frac{V_{OUT}}{V_{IN}}\right]$$
(11)

where:

 P_{LS} is the low-side MOSFET on resistance.

 R_{ON} is the total on resistance of the low-side MOSFET(s).

If multiple low-side MOSFETs are used in parallel, use the parallel combination of the on resistances for determining $R_{\rm ON}$ to solve this equation.

SETTING THE CURRENT LIMIT

The internal current-limit circuit measures the voltage across the low-side MOSFET to determine the load current. When the low-side MOSFET current exceeds the current limit, the highside MOSFET is not allowed to turn on until the current drops below the current-limit.

The current limit is set through the current-limit resistor, R_{CL}. The current-sense pin, CSL, sources 50 μ A through R_{CL}. This creates an offset voltage of resistance of R_{CL} multiplied by the 50 μ A CSL current. When the low-side MOSFET voltage is equal to or greater than the offset voltage, the ADP1822 is in current limit mode and prevents additional on-time cycles.

Choose the current-limit resistor by the equation

$$R_{CL} = \frac{(I_{LPK})(R_{ONWC})}{42 \ \mu A} \tag{12}$$

where:

 I_{LPK} is the peak inductor current.

*R*_{ONWC} is the worst-case (maximum) low-side MOSFET on resistance.

The worst-case, low-side MOSFET on resistance can be found in the MOSFET data sheet. Note that MOSFETs typically increase on resistance with increasing die temperature. To determine the worst-case MOSFET on resistance, calculate the worst-case MOSFET temperature (based on the MOSFET power loss) and multiply by the ratio between the typical on resistance at that temperature and the on resistance at 25°C as listed in the MOSFET data sheet.

In addition, the ADP1822 offers a technique for implementing a current-limit foldback in the event of a short circuit with the use of an additional resistor, as shown in Figure 18. The resistor R_{LO} is largely responsible for setting the foldback current limit during a short circuit, and R_{HI} is mainly responsible for setting up the normal current limit. R_{LO} is lower than R_{HI} .

These current-limit sense resistors can be calculated as

$$R_{LO} = \frac{\left(I_{PKFOLDBACK}\right)\left(R_{ONWC}\right)}{42\,\mu\text{A}} \tag{13}$$

$$R_{HI} = \frac{V_{OUT}}{I_{LPK} \frac{R_{ONWC}}{R_{IO}} - 42\,\mu\text{A}}$$
(14)

where:

 $I_{PKFOLDBACK}$ is the desired short-circuit peak inductor current limit.

 I_{LPK} is the peak inductor current limit during normal operation and is also used in Equation 12.




Figure 18. Short-Circuit Current Foldback Scheme

FEEDBACK VOLTAGE DIVIDER

The output regulation voltage is set through the feedback voltage divider. The output voltage is reduced through the voltage divider and drives the FB feedback input. The regulation threshold at FB is 0.6 V. For the low-side resistor of the voltage divider, R_{BOT} , use 10 k Ω . A larger value resistor can be used but results in a reduction in output voltage accuracy. Choose R_{TOP} to set the output voltage by

$$R_{TOP} = R_{BOT} \left(\frac{V_{OUT} - V_{FB}}{V_{FB}} \right)$$
(15)

where:

 R_{TOP} is the high-side voltage divider resistance. R_{BOT} is the low-side voltage divider resistance. V_{OUT} is the regulated output voltage. V_{FB} is the feedback regulation threshold, 0.6 V.

SETTING THE VOLTAGE MARGIN

The output voltage is margined by connecting a resistor from FB to GND (for the high margin voltage) or FB to the output voltage (for low margin voltage). The switches for margining are supplied inside the ADP1822 and are controlled by the MAR and MSEL inputs (see Table 1).

Choose the high margin resistor by

$$R_{UP} = \frac{\left[\frac{\left(R_{TOP}\right)\left(R_{BOT}\right)}{R_{TOP} + R_{BOT}}\right]}{K_{MUP}}$$
(16)

where:

 R_{UP} is the up-margin resistor from MUP to GND.

 R_{BOT} is the bottom voltage divider resistor from FB to GND. R_{TOP} is the top voltage divider resistor from FB to the output voltage.

 K_{MUP} is the high voltage margin as a ratio of the output voltage (for example, margining 4% up would be $K_{MUP} = 0.04$).

Choose the low margin resistor by the equation

$$R_{DN} = \left[\frac{R_{TOP}}{K_{MDN}}\right] \left[1 - \frac{V_{FB}}{V_{OUT}} - K_{MDN}\right]$$
(17)

where:

 R_{DN} is the down-margin resistor.

 R_{TOP} is the top voltage divider resistor from FB to the output voltage.

 V_{FB} is the 0.6 V feedback voltage.

VOUT is the nominal output voltage setting.

 K_{MDN} is the down-margin as a ratio of the nominal output voltage (for example, margining 4% down would be $K_{MDN} = 0.04$).

For example, for an output voltage of 1.0 V and a $\pm 5\%$ margin, choose

 $R_{BOT} = 10 \text{ k}\Omega \tag{18}$

Thus,

$$R_{TOP} = R_{BOT} \left[\frac{V_{OUT} - V_{FB}}{V_{FB}} \right] = 6.67 \text{ k}\Omega$$
(19)

and

$$R_{UP} = \frac{\left[\frac{\left(R_{TOP}\right)\left(R_{BOT}\right)}{R_{TOP} + R_{BOT}}\right]}{K_{MUP}} = 80 \ k\Omega$$
(20)

and

$$R_{DN} = \left[\frac{R_{TOP}}{K_{MDN}}\right] \left[1 - \frac{V_{FB}}{V_{OUT}} - K_{MDN}\right] = 46.7 \ k\Omega \tag{21}$$

COMPENSATING THE REGULATOR

The output of the error amplifier at COMP is used to compensate the regulation control system. Connect a resistor capacitor (RC) network from COMP to FB to compensate the regulator.

The first step of selecting the compensation components is determining the desired regulation-control crossover frequency, f_{CO} . Choose a crossover frequency approximately 1/10 of the switching frequency, or

$$f_{\rm CO} = \frac{f_{\rm SW}}{10} \tag{22}$$

The characteristics of the output capacitor affect the compensation required to stabilize the regulator. The output capacitor acts with its ESR to form a zero. Calculate the ESR zero frequency by

$$f_{ESRZ} = \frac{1}{2\pi (C_{OUT})(ESR)}$$
(23)

Note that as similar capacitors are placed in parallel, the ESR zero frequency remains the same.

If $f_{ESRZ} \le f_{CO}/2$, use the ESR zero to stabilize the regulator (see the Compensation Using the ESR Zero section). If $f_{ESRZ} \ge 2f_{CO}$, use a feed-forward network to stabilize the regulator (see the Compensation Using Feed-Forward section). If $f_{CO}/2 < f_{ESRZ} < 2f_{CO}$,

Data Sheet

then use both the ESR zero and feed-forward zeros to stabilize the regulator (see the Compensation Using Both the ESR and Feed-Forward Zeros section).


In all three cases, it is sometimes beneficial, although not required, to add an additional compensation capacitor, C_{C2}, from COMP to FB to reduce high frequency noise. This capacitor forms an extra pole in the loop response. Choose this capacitor such that the pole occurs at approximately 1/2 of the switching frequency, or

$$f_{PC2} = \frac{f_{SW}}{2} = \frac{1}{2\pi (C_{COMP} // C_{C2}) (R_{COMP})}$$
(24)

Assuming $C_{COMP} >> C_{C2}$, then solving for C_{C2} ,

$$C_{C2} = \frac{2}{2\pi (f_{SW})(R_{COMP})}$$
⁽²⁵⁾

Compensation Using the ESR Zero



If the output capacitor ESR zero is sufficiently low (less than or equal to 1/2 of the crossover frequency), use the ESR to stabilize the regulator. In this case, use the circuit shown in Figure 19. Choose the compensation resistor to set the desired crossover frequency, typically 1/10 of the switching frequency or

$$R_{COMP} = \frac{(R_{TOP})(V_{RAMP})(f_{ESRZ})(f_{CO})}{V_{IN}(f_{LC})^2}$$
(26)

where:

 R_{COMP} is the compensation resistor.

 V_{RAMP} is the internal ramp peak voltage, 1.25 V.

 f_{ESRZ} and f_{CO} are the ESR zero and crossover frequencies. V_{IN} is the dc input voltage.

V IN IS the de input voltage.

 f_{LC} is the characteristic frequency of the output LC filter, or

$$f_{LC} = \frac{1}{2\pi\sqrt{LC}} \tag{27}$$

using known constants

$$R_{COMP} \cong \frac{4.9(R_{TOP})(f_{ESRZ})(f_{SW})(L)(C)}{V_{IN}}$$
(28)

Choose the compensation capacitor to set the compensation zero, f_{ZC} , to the lesser of 1/4 of the crossover frequency or 1/2 of the LC resonant frequency, or

$$f_{ZC} = \frac{f_{CO}}{4} = \frac{f_{SW}}{40} = \frac{1}{2\pi (C_{COMP})(R_{COMP})}$$
(29)

or

$$f_{ZC} = \frac{f_{LC}}{2} = \frac{1}{2\pi (C_{COMP})(R_{COMP})}$$
(30)

Solving for CCOMP,

$$C_{COMP} = \frac{4}{2\pi (f_{CO})(R_{COMP})}$$
(31)

In terms of the switching frequency and combining the constants,


$$C_{COMP} \cong \frac{6.37}{\left(f_{SW}\right)\left(R_{COMP}\right)} \tag{32}$$

or

$$C_{COMP} = \frac{2}{2\pi (f_{LC})(R_{COMP})}$$
(33)

or whichever is greater.

Compensation Using Feed-Forward





If the ESR zero is at too high a frequency to be useful in stabilizing the regulator, add a series RC network, as shown in Figure 20, in parallel with the top side voltage divider resistor, R_{TOP} . This adds an additional zero and pole pair that is used to increase the phase at crossover, thus improving stability.

Choose the feed-forward zero frequency for 1/7 of the crossover frequency, and the feed-forward pole at 7× the crossover frequency. This sets the ratio of pole-to-zero frequency of approximately 50:1 for optimum stability.

Choose the compensation resistor, $R_{\mbox{\scriptsize COMP}},$ to set the crossover frequency by

$$R_{COMP} = \frac{\left(R_{TOP}\right)\left(V_{RAMP}\right)\left(f_{ZFF}\right)\left(f_{CO}\right)}{V_{IN}\left(f_{LC}\right)^2}$$
(34)

where f_{ZFF} is the feed-forward zero frequency and is 1/7 of the crossover frequency. Simplify the following equation:

$$R_{COMP} \cong 0.0705 \frac{(R_{TOP})(f_{SW})^2(L)(C)}{V_{IN}}$$
(35)

Choose the compensation capacitor to set the compensation zero, $f_{\rm ZC}$, to the lesser of 1/4 of the crossover frequency or 1/2 of the LC resonant frequency, or

$$f_{ZC} = \frac{f_{CO}}{4} = \frac{f_{SW}}{40} = \frac{1}{2\pi (C_{COMP})(R_{COMP})}$$
(36)

or

$$f_{ZC} = \frac{f_{LC}}{2} = \frac{1}{2\pi (C_{COMP})(R_{COMP})}$$
(37)

Solving for CCOMP,

$$C_{COMP} = \frac{4}{2\pi (f_{CO})(R_{COMP})}$$
(38)

In terms of the switching frequency and combining the constants,

$$C_{COMP} \cong \frac{6.37}{(f_{SW})(R_{COMP})}$$
(39)

or

$$C_{COMP} = \frac{2}{2\pi (f_{LC})(R_{COMP})}$$
(40)

or whichever is greater.

Choose the feed-forward capacitor, C_{FF} , to set the feed-forward zero at 1/7 of the crossover frequency

$$f_{ZFF} = \frac{f_{CO}}{7} \tag{41}$$

or

$$f_{CO} = \frac{7}{2\pi \left(R_{TOP}\right) \left(C_{FF}\right)} \tag{42}$$

Simplifying and solving for C_{FF},

$$C_{FF} = \frac{11.14}{(R_{TOP})(f_{SW})}$$
(43)

Choose the feed-forward resistor, R_{FF}, to set the condition

$$f_{CO} = \frac{1}{7(2\pi)(R_{FF})(C_{FF})}$$
(44)

Simplifying and solving for R_{FF},

$$R_{FF} = \frac{0.227}{(f_{SW})(C_{FF})}$$
(45)

Compensation Using Both the ESR and Feed-Forward Zeros

If the output capacitor ESR zero frequency falls between 1/2 of the crossover frequency to 2× the crossover frequency, use the circuit shown in Figure 19, such that the ESR zero, along with a feed-forward network, stabilizes the regulator. In this case, the feed-forward zero is set to 1/7 of the crossover frequency, and the feed-forward pole is set to the same frequency as the ESR zero.

Choose the compensation resistor, $R_{\mbox{\scriptsize COMP}}$ to set the crossover frequency by

$$R_{COMP} = \frac{(R_{TOP})(V_{RAMP})(f_{ZFF})(f_{CO})}{V_{IN}(f_{LC})^{2}}$$
(46)

where f_{ZFF} is the feed-forward zero frequency and is 1/7 of the crossover frequency. Simplify the following equation:

$$R_{COMP} \cong 0.0705 \, \frac{(R_{TOP})(f_{SW})^2(L)(C)}{V_{IN}} \tag{47}$$

Choose the compensation capacitor to set the compensation zero, $f_{\rm ZC}$, to 1/2 of the LC resonant frequency, or

$$f_{ZC} = \frac{f_{LC}}{2} = \frac{1}{2\pi (C_{COMP})(R_{COMP})}$$
(48)

Solving for CCOMP,

$$C_{COMP} = \frac{2}{2\pi (f_{LC})(R_{COMP})}$$
(49)

Choose the feed-forward capacitor, C_{FF} , to set the feed-forward zero at 1/7 of the crossover frequency

$$f_{ZFF} = \frac{f_{CO}}{7} \tag{50}$$

or

$$f_{CO} = \frac{7}{2\pi \left(R_{TOP}\right) \left(C_{FF}\right)} \tag{51}$$

Simplifying and solving for CFFF,

$$C_{FF} = \frac{11.14}{(R_{TOP})(f_{SW})}$$
(52)

Choose the feed-forward resistor, $R_{\mbox{\scriptsize FF}}$ to set the condition

$$f_{CO} = \frac{1}{7(2\pi)(R_{FF})(C_{FF})}$$
(53)

Simplifying and solving for R_{FF},

$$R_{FF} = \frac{0.227}{(f_{SW})(C_{FF})}$$
(54)

SETTING THE SOFT START PERIOD

The ADP1822 uses an adjustable soft start to limit the output voltage ramp-up period, limiting the input inrush current. The soft start is set by selecting the capacitor, C_{SS} , from SS to GND. The ADP1822 charges C_{SS} to 0.8 V through an internal resistor. The voltage on C_{SS} while it is charging is

$$V_{\rm CSS} = 0.8 \,\,\mathrm{V}\left(1 - e^{\frac{1}{RC_{\rm SS}}}\right) \tag{55}$$

where *R* is the internal 100 k Ω resistor. The soft start period, t_{SS}, is achieved when V_{CSS} = 0.6 V, or

0.6 V = 0.8 V
$$\left(1 - e^{\frac{t_{ss}}{100 \ k\Omega C_{ss}}}\right)$$
 (56)

Data Sheet

or

$$\frac{t_{SS}}{100 \text{ k}\Omega(C_{SS})} = -\ln\left(1 - \frac{0.6 \text{ V}}{0.8 \text{ V}}\right) = 1.386$$
(57)

Solving for Css and combining constants,

$$C_{\rm SS} = (7.213 \times 10^{-6}) t_{\rm SS} \tag{58}$$

SYNCHRONIZING THE CONVERTER

The dc-to-dc converter switching can be synchronized to an external signal. This allows multiple ADP1822 converters to be operated at the same frequency to prevent frequency beating or other interactions.

To synchronize the ADP1822 switching to an external signal, drive the SYNC input with the synchronizing signal. The ADP1822 can only synchronize up to 2× the nominal oscillator frequency. If the frequency is set to 300 kHz (FREQ connected to GND), it can synchronize up to 600 kHz. If the frequency is set to 600 kHz (FREQ connected to VCC), it can synchronize to 1.2 MHz.

The high-side MOSFET turn-on follows the rising edge of the SYNC input by approximately 320 ns. To prevent erratic switching frequency, make sure that the falling edge of the SYNC input signal does not coincide with the falling edge of the dc-to-dc converter switching, or

$$D_{SYNC} \neq [(320 \text{ ns})(f_{SW})] + \frac{V_{OUT}}{V_{IN}}$$
 (59)

where D_{SYNC} is the duty cycle of the synchronization waveform.

Make sure that in all combinations of frequency, input, and output voltages, the SYNC input fall time does not align with the dc-to-dc converter fall time.

SETTING THE OUTPUT VOLTAGE TRACKING

The ADP1822 provides a tracking function that limits the output voltage to or below an external tracking voltage. This is useful in systems where multiple dc-to-dc converters are used to power different sections of a circuit, such as a microcontroller or a DSP that has separate I/O and core voltages. In similar circuits, if the nominally lower of the two voltages exceeds the nominally higher voltage at startup or shutdown, the circuit powered may experience problems. To prevent this, use the tracking feature of the ADP1822 to limit the output voltage to or below the tracking voltage at all times.

To use the tracking feature, connect TRKP to the output voltage and drive TRKN with the tracking voltage. To ensure that noise does not cause unstable operation, connect a 1 nF capacitor between TRKN and TRKP as close to the ADP1822 as possible.

If either the ADP1822 output voltage or the tracking voltage at any time exceeds the voltage at VCC, use equal voltage dividers from the output voltage to TRKP and from the tracking voltage to TRKN to prevent overstress on the TRKP and TRKN inputs.

APPLICATION CIRCUITS




Figure 21. Typical Application Circuit, 5 V Input





Figure 22. Typical Application Circuit, 12 V Input

01-03-2008-A

OUTLINE DIMENSIONS



COMPLIANT TO JEDEC STANDARDS MO-137-AE CONTROLLING DIMENSIONS ARE IN INCHES; MILLIMETER DIMENSIONS (IN PARENTHESES) ARE ROUNDED-OFF INCH EQUIVALENTS FOR REFERENCE ONLY AND ARE NOT APPROPRIATE FOR USE IN DESIGN.

> Figure 23. 24-Lead Shrink Small Outline Package [QSOP] (RQ-24)

Dimensions shown in inches and (millimeters)

ORDERING GUIDE

Model ¹	Temperature Range ²	Package Description	Package Option
ADP1822ARQZ-R7	-40°C to +85°C	24-Lead Shrink Small Outline Package [QSOP]	RQ-24
ADP1822-EVALZ		Evaluation Board	

¹ Z = RoHS Compliant Part.

² Operating junction temperature is -40°C to +125°C.

NOTES

NOTES

Data Sheet

NOTES



www.analog.com

©2006–2011 Analog Devices, Inc. All rights reserved. Trademarks and registered trademarks are the property of their respective owners. D05311-0-12/11(D)