## INTEGRATED CIRCUITS

# DATA SHEET

## 74ABT16827A 74ABTH16827A

20-bit buffer/line driver, non-inverting (3-State)

Product specification Supersedes data of 1998 Feb 27





## 20-bit buffer/line driver, non-inverting (3-State)

74ABT16827A 74ABTH16827A

#### **FEATURES**

- Multiple V<sub>CC</sub> and GND pins minimize switching noise
- Live insertion/extraction permitted
- 3-State output buffers
- Power-up 3-State
- 74ABTH16827A incorporates bus-hold data inputs which eliminate the need for external pull-up resistors to hold unused inputs
- Output capability: +64 mA / -32 mA
- Latch-up protection exceeds 500 mA per Jedec Std 17
- ESD protection exceeds 2000 V per MIL STD 883 Method 3015 and 200 V per Machine Model

#### **DESCRIPTION**

The 74ABT16827A high-performance BiCMOS device combines low static and dynamic power dissipation with high speed and high output drive.

The 74ABT16827A 20-bit buffers provide high performance bus interface buffering for wide data/address paths or buses carrying parity. They have NOR Output Enables (nOE1, nOE2) for maximum control flexibility.

Two options are available, 74ABT16827A which does not have the bus-hold feature and 74ABTH16827A which incorporates the bus-hold feature.

#### **QUICK REFERENCE DATA**

SYMBOL	PARAMETER	CONDITIONS $T_{amb} = 25 ^{\circ}\text{C};  \text{GND} = 0  \text{V}$	TYPICAL	UNIT
t <sub>PLH</sub> t <sub>PHL</sub>	Propagation delay nAx to nYx	$C_L = 50 \text{ pF}; V_{CC} = 5 \text{ V}$	1.7 1.4	ns
C <sub>IN</sub>	Input capacitance	$V_I = 0 \text{ V or } V_{CC}$	4	pF
C <sub>OUT</sub>	Output capacitance	$V_O = 0 V \text{ or } V_{CC}$ ; 3-State	6	pF
I <sub>CCZ</sub>	Quiescent supply current	Outputs disabled; $V_{CC} = 5.5 \text{ V}$	500	μΑ
I <sub>CCL</sub>	жисэсси зарру сапен	Outputs LOW; V <sub>CC</sub> = 5.5 V	9	mA

#### **ORDERING INFORMATION**

PACKAGES	TEMPERATURE RANGE	PART NUMBER	DWG NUMBER
56-Pin Plastic SSOP Type III	−40 °C to +85 °C	74ABT16827ADL	SOT371-1
56-Pin Plastic TSSOP Type II	−40 °C to +85 °C	74ABT16827ADGG	SOT364-1
56-Pin Plastic TSSOP Type II	−40 °C to +85 °C	74ABTH16827ADGG	SOT364-1


#### PIN DESCRIPTION

PIN NUMBER	SYMBOL	FUNCTION
55, 54, 52, 51, 49, 48, 47, 45, 44, 43, 42, 41, 40, 38, 37, 36, 34, 33, 31, 30	1A0 – 1A9 2A0 – 2A9	Data inputs
2, 3, 5, 6, 8, 9, 10, 12, 13, 14, 15, 16, 17, 19, 20, 21, 23, 24, 26, 27	1Y0 – 1Y9 2Y0 – 2Y9	Data outputs
1, 56, 28, 29	1 <u>0E</u> 0, 1 <u>0E</u> 1 20E0, 20E1	Output enable inputs (active-LOW)
4, 11, 18, 25, 32, 39, 46, 53	GND	Ground (0 V)
7, 22, 35, 50	V <sub>CC</sub>	Positive supply voltage


## 20-bit buffer/line driver, non-inverting (3-State)

## 74ABT16827A 74ABTH16827A


#### PIN CONFIGURATION



#### **LOGIC SYMBOL**



#### LOGIC SYMBOL (IEEE/IEC)



#### FUNCTION TABLE

INPL	JTS	OUTPUTS	OPERATING MODE
nOEx	nAx	nYx	OPERATING MODE
L	L	L	Transparent
L	Н	Н	Transparent
Н	Х	Z	High impedance

X = Don't care

High impedance "off" state


HIGH voltage level

LOW voltage level

## 20-bit buffer/line driver, non-inverting (3-State)

74ABT16827A 74ABTH16827A

#### **LOGIC DIAGRAM**



#### ABSOLUTE MAXIMUM RATINGS1, 2

SYMBOL	PARAMETER	CONDITIONS	RATING	UNIT
V <sub>CC</sub>	DC supply voltage		−0.5 to +7.0	V
I <sub>IK</sub>	DC input diode current	V <sub>I</sub> < 0 V	-18	mA
VI	DC input voltage <sup>3</sup>		-1.2 to +7.0	V
I <sub>OK</sub>	DC output diode current	V <sub>O</sub> < 0 V	-50	mA
V <sub>OUT</sub>	DC output voltage <sup>3</sup>	Output in Off or HIGH state	-0.5 to +5.5	V
	DC submit surrout	Output in LOW state	128	mA
lout	DC output current	Output in HIGH state	-64	mA
T <sub>stg</sub>	Storage temperature range		-65 to 150	°C

#### NOTES:

- 1. Stresses beyond those listed may cause permanent damage to the device. These are stress ratings only and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.
- The performance capability of a high-performance integrated circuit in conjunction with its thermal environment can create junction temperatures which are detrimental to reliability. The maximum junction temperature of this integrated circuit should not exceed 150 °C.

  3. The input and output voltage ratings may be exceeded if the input and output current ratings are observed.

#### **RECOMMENDED OPERATING CONDITIONS**

SYMBOL	PARAMETER	LIM	ITS	UNIT
STWIBUL	PARAMETER	MIN	UNII	
V <sub>CC</sub>	DC supply voltage	4.5	5.5	V
VI	Input voltage	0	V <sub>CC</sub>	V
V <sub>IH</sub>	HIGH-level input voltage	2.0	-	V
V <sub>IL</sub>	LOW-level Input voltage	-	0.8	V
I <sub>OH</sub>	HIGH-level output current	-	-32	mA
I <sub>OL</sub>	LOW-level output current	_	64	mA
Δt/Δν	Input transition rise or fall rate	0	10	ns/V
T <sub>amb</sub>	Operating free-air temperature range	-40	+85	°C

## 20-bit buffer/line driver, non-inverting (3-State)

74ABT16827A 74ABTH16827A

#### DC ELECTRICAL CHARACTERISTICS

						LIMITS			
SYMBOL	PARAMETER	TEST CONDITIONS	5	T <sub>ar</sub>	<sub>nb</sub> = +25	°C	T <sub>amb</sub> =	–40 °C 35 °C	UNIT
			MIN	TYP	MAX	MIN	MAX	1	
V <sub>IK</sub>	Input clamp voltage	$V_{CC} = 4.5 \text{ V}; I_{IK} = -18 \text{ mA}$			-0.9	-1.2		-1.2	V
		$V_{CC} = 4.5 \text{ V}; I_{OH} = -3 \text{ mA}; V_I = V_{IL} \text{ or } V_{IH}$		2.5	2.9		2.5		V
$V_{OH}$	HIGH-level output voltage	$V_{CC} = 5.0 \text{ V; } I_{OH} = -3 \text{ mA; } V_{I} = V_{I}$	<sub>IL</sub> or V <sub>IH</sub>	3.0	3.4		3.0		V
		$V_{CC} = 4.5 \text{ V; } I_{OH} = -32 \text{ mA; } V_{I} =$	V <sub>IL</sub> or V <sub>IH</sub>	2.0	2.4		2.0		V
V <sub>OL</sub>	LOW-level output voltage	$V_{CC} = 4.5 \text{ V}; I_{OL} = 64 \text{ mA}; V_{I} = V$	<sub>IL</sub> or V <sub>IH</sub>		0.42	0.55		0.55	V
II	Input leakage current	$V_{CC} = 5.5 \text{ V}; V_{I} = \text{GND or } 5.5 \text{ V}$			±0.01	±1.0		±1.0	μΑ
		V <sub>CC</sub> = 5.5 V; V <sub>I</sub> = 5.5 V			0.01	1		1	μΑ
,	Input leakage current	$V_{CC} = 5.5 \text{ V}; V_I = V_{CC} \text{ or GND}$	Control pins		±0.01	±1		±1	μΑ
l <sub>l</sub>	<sup>II</sup> 74ABTH16827A	$V_{CC} = 5.5 \text{ V}; V_{I} = V_{CC}$	Data pins <sup>4</sup>		0.01	1		1	μΑ
		$V_{CC} = 5.5 \text{ V}; V_{I} = 0$	Data pins ·		-1	-3		-5	μΑ
		$V_{CC} = 4.5 \text{ V}; V_I = 0.8 \text{ V}$					35		
I <sub>HOLD</sub>	Bus Hold current A inputs <sup>5</sup> 74ABTH16827A	$V_{CC} = 4.5 \text{ V}; V_I = 2.0 \text{ V}$		-75			-75		μΑ
	7 1715 1711002171	$V_{CC} = 5.5 \text{ V}; V_I = 0 \text{ to } 5.5 \text{ V}$		±800					
I <sub>OFF</sub>	Power-off leakage current	$V_{CC} = 0.0 \text{ V}; V_{O} = 4.5 \text{ V}; V_{I} = 0 \text{ V}$	/ or 5.5 V		±5.0	±100		±100	μΑ
I <sub>PU</sub> /I <sub>PD</sub>	Power-up/down 3-State output current <sup>3</sup>	$V_{CC} = 2.1 \text{ V}; V_{O} = 0.5 \text{ V}; V_{I} = GN$ $V_{OE} = \text{Don't care}$	ND or V <sub>CC</sub> ;		±5.0	±50		±50	μА
I <sub>OZH</sub>	3-State output High current	$V_{CC} = 5.5 \text{ V}; V_{O} = 2.7 \text{ V}; V_{I} = V_{IL}$	or V <sub>IH</sub>		1.0	10		10	μΑ
I <sub>OZL</sub>	3-State output Low current	$V_{CC} = 5.5 \text{ V}; V_{O} = 0.5 \text{ V}; V_{I} = V_{IL}$	or V <sub>IH</sub>		-1.0	-10		-10	μΑ
I <sub>CEX</sub>	Output HIGH leakage current	$V_{CC} = 5.5 \text{ V}; V_{O} = 5.5 \text{ V}; V_{I} = GN$	ND or V <sub>CC</sub>		1.0	50		50	μА
Io	Output current <sup>1</sup>	V <sub>CC</sub> = 5.5 V; V <sub>O</sub> = 2.5 V		-50	-70	-180	-50	-180	mA
I <sub>CCH</sub>		$V_{CC}$ = 5.5 V; Outputs HIGH, $V_{I}$ =	GND or V <sub>CC</sub>		0.5	1		1	mA
I <sub>CCL</sub>	Quiescent supply current	$V_{CC} = 5.5 \text{ V}$ ; Outputs LOW, $V_I = 0.00$		9	19		19	mA	
I <sub>CCZ</sub>	]	V <sub>CC</sub> = 5.5 V; Outputs 3-State; V <sub>I</sub> = GND or V <sub>CC</sub>		0.5	1		1	mA	
$\Delta I_{CC}$	Additional supply current per input pin <sup>2</sup>	$V_{CC}$ = 5.5 V; one input at 3.4 V, other inputs at $V_{CC}$ or GND			0.2	1		1	mA

- 1. Not more than one output should be tested at a time, and the duration of the test should not exceed one second.
- Not more than one output should be tested at a time, and the duration of the test should not exceed one second.
   This is the increase in supply current for each input at 3.4 V.
   This parameter is valid for any V<sub>CC</sub> between 0 V and 2.1 V with a transition time of up to 10 msec. From V<sub>CC</sub> = 2.1 V to V<sub>CC</sub> = 5 V ± 10% a transition time of up to 100 µsec is permitted.
   Unused pins at V<sub>CC</sub> or GND.
   This is the bus hold overdrive current required to force the input to the opposite logic state.

#### **AC CHARACTERISTICS**


GND = 0 V,  $t_R$  =  $t_F$  = 2.5 ns,  $C_L$  = 50 pF,  $R_L$  = 500  $\Omega$ 

					LIMI <sup>.</sup>	TS		UNIT
SYMBOL	PARAMETER	WAVEFORM	T,	<sub>amb</sub> = +25 ° CC = +5.0	℃ V	T <sub>amb</sub> = -40 V <sub>CC</sub> = +5.	°C to +85 °C 0 V ±0.5 V	UNIT
			MIN	TYP	MAX	MIN	MAX	
t <sub>PLH</sub> t <sub>PHL</sub>	Propagation delay nAx to nYx	1	1.0 0.6	1.7 1.4	2.4 2.0	1.0 0.6	2.7 2.3	ns
t <sub>PZH</sub> t <sub>PZL</sub>	Output enable time to HIGH and LOW level	2	1.0 1.0	3.0 3.0	4.1 4.0	1.0 1.0	5.0 5.0	ns
t <sub>PHZ</sub>	Output disable time from HIGH and LOW level	2	2.0 1.6	3.2 2.4	4.3 3.2	2.0 1.6	5.0 3.5	ns


## 20-bit buffer/line driver, non-inverting (3-State)

74ABT16827A 74ABTH16827A

#### **AC WAVEFORMS**




Waveform 1. Input (nAx) to Output (nYx) Propagation Delays



Waveform 2. 3-State Output Enable and Disable Times

#### **TEST CIRCUIT AND WAVEFORM**



TEST	SWITCH
t <sub>PLZ</sub>	closed
t <sub>PZL</sub>	closed
All other	open

#### **DEFINITIONS**

R<sub>L</sub> = Load resistor; see AC CHARACTERISTICS for value.

C<sub>L</sub> = Load capacitance includes jig and probe capacitance; see AC CHARACTERISTICS for value.

R<sub>T</sub> = Termination resistance should be equal to Z<sub>OUT</sub> of pulse generators.

FAMILY	INPUT PULSE REQUIREMENTS							
FAIVILI	Amplitude	Rep. Rate	t <sub>W</sub>	t <sub>R</sub>	t <sub>F</sub>			
74ABT/H16	3.0V	1MHz	500ns	2.5ns	2.5ns			


SA00018

## 20-bit buffer/line driver, non-inverting (3-State)

74ABT16827A 74ABTH16827A

#### SSOP56: plastic shrink small outline package; 56 leads; body width 7.5 mm

SOT371-1



#### DIMENSIONS (mm are the original dimensions)

UNIT	A max.	A <sub>1</sub>	A <sub>2</sub>	A <sub>3</sub>	b <sub>p</sub>	С	D <sup>(1)</sup>	E <sup>(1)</sup>	е	HE	L	Lp	Q	v	w	у	Z <sup>(1)</sup>	θ
mm	2.8	0.4 0.2	2.35 2.20	0.25	0.3 0.2	0.22 0.13	18.55 18.30	7.6 7.4	0.635	10.4 10.1	1.4	1.0 0.6	1.2 1.0	0.25	0.18	0.1	0.85 0.40	8° 0°

#### Note

1. Plastic or metal protrusions of 0.25 mm maximum per side are not included.

OUTLINE		REFEF	RENCES	EUROPEAN	ISSUE DATE	
VERSION	IEC	JEDEC	EIAJ	PROJECTION	1990E DATE	
SOT371-1		MO-118			<del>-95-02-04-</del> 99-12-27	


2002 Dec 17 7

## 20-bit buffer/line driver, non-inverting (3-State)

74ABT16827A 74ABTH16827A

#### TSSOP56: plastic thin shrink small outline package; 56 leads; body width 6.1 mm

SOT364-1



#### DIMENSIONS (mm are the original dimensions).

UNIT	A max.	Α1	A <sub>2</sub>	A <sub>3</sub>	bp	С	D <sup>(1)</sup>	E <sup>(2)</sup>	е	HE	L	Lp	Q	v	w	у	Z	θ
mm	1.2	0.15 0.05	1.05 0.85	0.25	0.28 0.17	0.2 0.1	14.1 13.9	6.2 6.0	0.5	8.3 7.9	1.0	0.8 0.4	0.50 0.35	0.25	0.08	0.1	0.5 0.1	8° 0°

#### Notes

- 1. Plastic or metal protrusions of 0.15 mm maximum per side are not included.
- 2. Plastic interlead protrusions of 0.25 mm maximum per side are not included.

OUTLINE		REFER	EUROPEAN	ISSUE DATE			
VERSION	IEC	JEDEC	EIAJ		PROJECTION	ISSUE DATE	
SOT364-1		MO-153				<del>-95-02-10-</del> 99-12-27	

## 20-bit buffer/line driver, non-inverting (3-State)

74ABT16827A 74ABTH16827A

### **REVISION HISTORY**

Rev	Date	Description			
_2	20021217	Product data (9397 750 10858); ECN 853-1824 29295 of 12 December 2002. Supersedes data of 27 February 1998 (9397 750 03504).			
		Modifications:			
		Ordering information table: remove "North America" column; remove 74ABTH16827ADL package offering.			
_1	19980227	Product specification (9397 750 03504). ECN 853-1824 19025 of 27 February 1998.			

## 20-bit buffer/line driver, non-inverting (3-State)

74ABT16827A 74ABTH16827A

#### Data sheet status

Level	Data sheet status [1]	Product status <sup>[2]</sup> [3]	Definitions
I	Objective data	Development	This data sheet contains data from the objective specification for product development.  Phillips Semiconductors reserves the right to change the specification in any manner without notice.
II	Preliminary data	Qualification	This data sheet contains data from the preliminary specification. Supplementary data will be published at a later date. Philips Semiconductors reserves the right to change the specification without notice, in order to improve the design and supply the best possible product.
III	Product data	Production	This data sheet contains data from the product specification. Philips Semiconductors reserves the right to make changes at any time in order to improve the design, manufacturing and supply. Relevant changes will be communicated via a Customer Product/Process Change Notification (CPCN).

<sup>[1]</sup> Please consult the most recently issued data sheet before initiating or completing a design.

#### **Definitions**

Short-form specification — The data in a short-form specification is extracted from a full data sheet with the same type number and title. For detailed information see the relevant data sheet or data handbook.

Limiting values definition — Limiting values given are in accordance with the Absolute Maximum Rating System (IEC 60134). Stress above one or more of the limiting values may cause permanent damage to the device. These are stress ratings only and operation of the device at these or at any other conditions above those given in the Characteristics sections of the specification is not implied. Exposure to limiting values for extended periods may affect device reliability.

Application information — Applications that are described herein for any of these products are for illustrative purposes only. Philips Semiconductors make no representation or warranty that such applications will be suitable for the specified use without further testing or modification.

#### **Disclaimers**

Life support — These products are not designed for use in life support appliances, devices, or systems where malfunction of these products can reasonably be expected to result in personal injury. Philips Semiconductors customers using or selling these products for use in such applications do so at their own risk and agree to fully indemnify Philips Semiconductors for any damages resulting from such application.

Right to make changes — Philips Semiconductors reserves the right to make changes in the products—including circuits, standard cells, and/or software—described or contained herein in order to improve design and/or performance. When the product is in full production (status 'Production'), relevant changes will be communicated via a Customer Product/Process Change Notification (CPCN). Philips Semiconductors assumes no responsibility or liability for the use of any of these products, conveys no license or title under any patent, copyright, or mask work right to these products, and makes no representations or warranties that these products are free from patent, copyright, or mask work right infringement, unless otherwise specified.

#### **Contact information**

For additional information please visit

http://www.semiconductors.philips.com. Fax: +31 40 27 24825

For sales offices addresses send e-mail to:

sales.addresses@www.semiconductors.philips.com

© Koninklijke Philips Electronics N.V. 2002 All rights reserved. Printed in U.S.A.

Date of release: 12-02

Document order number: 9397 750 10858

Let's make things better.

Philips Semiconductors





<sup>[2]</sup> The product status of the device(s) described in this data sheet may have changed since this data sheet was published. The latest information is available on the Internet at URL http://www.semiconductors.philips.com.

<sup>[3]</sup> For data sheets describing multiple type numbers, the highest-level product status determines the data sheet status.