hex inverter

Rev. 6 — 7 November 2011

### 1. General description

The 74AHC04; 74AHCT04 is a high-speed Si-gate CMOS device and is pin compatible with Low-power Schottky TTL (LSTTL). It is specified in compliance with JEDEC standard No. 7-A.

The 74AHC04; 74AHCT04 provides six inverting buffers.

### 2. Features and benefits

- Balanced propagation delays
- Inputs accept voltages higher than V<sub>CC</sub>
- Input levels:
  - For 74AHC04: CMOS level
  - For 74AHCT04: TTL level
- ESD protection:
  - HBM EIA/JESD22-A114F exceeds 2000 V
  - MM EIA/JESD22-A115-A exceeds 200 V
  - CDM EIA/JESD22-C101C exceeds 1000 V
- Multiple package options
- Specified from –40 °C to +85 °C and from –40 °C to +125 °C

### 3. Ordering information

#### Table 1.Ordering information

Type number	Package								
	Temperature range	Name	Description	Version					
74AHC04									
74AHC04D	–40 °C to +125 °C	SO14	plastic small outline package; 14 leads; body width 3.9 mm	SOT108-1					
74AHC04PW	–40 °C to +125 °C	TSSOP14	plastic thin shrink small outline package; 14 leads; body width 4.4 mm	SOT402-1					
74AHC04BQ	–40 °C to +125 °C	DHVQFN14	plastic dual in-line compatible thermal enhanced very thin quad flat package; no leads; 14 terminals; body $2.5 \times 3 \times 0.85$ mm	SOT762-1					




### **NXP Semiconductors**

hex inverter

Type number	Package							
	Temperature range	Name	Description	Version				
74AHCT04								
74AHCT04D	–40 °C to +125 °C	SO14	plastic small outline package; 14 leads; body width 3.9 mm	SOT108-1				
74AHCT04PW	–40 °C to +125 °C	TSSOP14	plastic thin shrink small outline package; 14 leads; body width 4.4 mm	SOT402-1				
74AHCT04BQ	–40 °C to +125 °C	DHVQFN14	plastic dual in-line compatible thermal enhanced very thin quad flat package; no leads; 14 terminals; body $2.5 \times 3 \times 0.85$ mm	SOT762-1				

#### Table 1. Ordering information ...continued

# 4. Functional diagram







Fig 3. Logic diagram (one inverter)

## 5. Pinning information

### 5.1 Pinning



### 5.2 Pin description

Table 2. Pin descrip	otion	
Symbol	Pin	Description
1A, 2A, 3A, 4A, 5A, 6A	1, 3, 5, 9, 11, 13	data input
1Y, 2Y, 3Y, 4Y, 5Y, 6Y	2, 4, 6, 8, 10, 12	data output
GND	7	ground (0 V)
V <sub>CC</sub>	14	supply voltage

## 6. Functional description

#### Table 3.Function table<sup>[1]</sup>

Input nA	Output nY
L	Н
Н	L

[1] H = HIGH voltage level;

L = LOW voltage level.

74AHC\_AHCT04
Product data sheet

# 7. Limiting values

#### Table 4. Limiting values

In accordance with the Absolute Maximum Rating System (IEC 60134). Voltages are referenced to GND (ground = 0 V).

				.0	,
Symbol	Parameter	Conditions	Min	Max	Unit
V <sub>CC</sub>	supply voltage		-0.5	+7.0	V
VI	input voltage		-0.5	+7.0	V
I <sub>IK</sub>	input clamping current	V <sub>1</sub> < -0.5 V	<u>[1]</u> –20	-	mA
I <sub>OK</sub>	output clamping current	$V_{\rm O}$ < –0.5 V or $V_{\rm O}$ > $V_{\rm CC}$ + 0.5 V	<u>[1]</u> –20	+20	mA
lo	output current	$V_{O}$ = -0.5 V to (V <sub>CC</sub> + 0.5 V)	-25	+25	mA
I <sub>CC</sub>	supply current		-	+75	mA
I <sub>GND</sub>	ground current		-75	-	mA
T <sub>stg</sub>	storage temperature		-65	+150	°C
P <sub>tot</sub>	total power dissipation	$T_{amb} = -40 \ ^{\circ}C \ to \ +125 \ ^{\circ}C$	[2] _	500	mW

[1] The input and output voltage ratings may be exceeded if the input and output current ratings are observed.

For SO14 packages: above 70 °C the value of P<sub>tot</sub> derates linearly at 8 mW/K.
 For TSSOP14 packages: above 60 °C the value of P<sub>tot</sub> derates linearly at 5.5 mW/K.
 For DHVQFN14 packages: above 60 °C the value of P<sub>tot</sub> derates linearly at 4.5 mW/K.

## 8. Recommended operating conditions

#### Table 5.Operating conditions

	operating containents					
Symbol	Parameter	Conditions	Min	Тур	Max	Unit
74AHC0	4					
V <sub>CC</sub>	supply voltage		2.0	5.0	5.5	V
VI	input voltage		0	-	5.5	V
Vo	output voltage		0	-	V <sub>CC</sub>	V
T <sub>amb</sub>	ambient temperature		-40	+25	+125	°C
$\Delta t / \Delta V$	input transition rise and fall rate	$V_{CC}$ = 3.0 V to 3.6 V	-	-	100	ns/V
		$V_{CC}$ = 4.5 V to 5.5 V	-	-	20	ns/V
74AHCT	04					
V <sub>CC</sub>	supply voltage		4.5	5.0	5.5	V
VI	input voltage		0	-	5.5	V
Vo	output voltage		0	-	V <sub>CC</sub>	V
T <sub>amb</sub>	ambient temperature		-40	+25	+125	°C
$\Delta t / \Delta V$	input transition rise and fall rate	$V_{CC}$ = 4.5 V to 5.5 V	-	-	20	ns/V

# 9. Static characteristics

### Table 6. Static characteristics

At recommended operating conditions; voltages are referenced to GND (ground = 0 V).

Symbol	Parameter	Conditions		25 °C		–40 °C t	to +85 °C	-40 °C te	o +125 °C	Uni
			Min	Тур	Max	Min	Max	Min	Max	
74AHC04	4									
V <sub>IH</sub>	HIGH-level	V <sub>CC</sub> = 2.0 V	1.5	-	-	1.5	-	1.5	-	V
	input voltage	V <sub>CC</sub> = 3.0 V	2.1	-	-	2.1	-	2.1	-	V
	V <sub>CC</sub> = 5.5 V	3.85	-	-	3.85	-	3.85	-	V	
VIL	LOW-level	V <sub>CC</sub> = 2.0 V	-	-	0.5	-	0.5	-	0.5	V
	input voltage	V <sub>CC</sub> = 3.0 V	-	-	0.9	-	0.9	-	0.9	V
		V <sub>CC</sub> = 5.5 V	-	-	1.65	-	1.65	-	1.65	V
V <sub>OH</sub>	HIGH-level	$V_{I} = V_{IH} \text{ or } V_{IL}$								
	output voltage	$I_{O}$ = -50 $\mu$ A; $V_{CC}$ = 2.0 V	1.9	2.0	-	1.9	-	1.9	-	V
		$I_{O}$ = -50 $\mu$ A; $V_{CC}$ = 3.0 V	2.9	3.0	-	2.9	-	2.9	-	V
		$I_{O}$ = -50 $\mu$ A; $V_{CC}$ = 4.5 V	4.4	4.5	-	4.4	-	4.4	-	V
		$I_{O} = -4.0 \text{ mA}; V_{CC} = 3.0 \text{ V}$	2.58	-	-	2.48	-	2.40	-	V
		$I_{O}$ = -8.0 mA; $V_{CC}$ = 4.5 V	3.94	-	-	3.80	-	3.70	-	V
V <sub>OL</sub> LOW-level	$V_{I} = V_{IH} \text{ or } V_{IL}$									
	output voltage	$I_0 = 50 \ \mu A; \ V_{CC} = 2.0 \ V$	-	0	0.1	-	0.1	-	0.1	V
		$I_0 = 50 \ \mu A; \ V_{CC} = 3.0 \ V$	-	0	0.1	-	0.1	-	0.1	V
		$I_0 = 50 \ \mu A; \ V_{CC} = 4.5 \ V$	-	0	0.1	-	0.1	-	0.1	V
		$I_0$ = 4.0 mA; $V_{CC}$ = 3.0 V	-	-	0.36	-	0.44	-	0.55	V
		$I_0$ = 8.0 mA; $V_{CC}$ = 4.5 V	-	-	0.36	-	0.44	-	0.55	V
I	input leakage current	$V_1 = 5.5 V \text{ or GND};$ $V_{CC} = 0 V \text{ to } 5.5 V$	-	-	0.1	-	1.0	-	2.0	μA
СС	supply current	$\label{eq:VI} \begin{array}{l} V_{I} = V_{CC} \text{ or } GND; \ I_{O} = 0 \ A; \\ V_{CC} = 5.5 \ V \end{array}$	-	-	2.0	-	20	-	40	μA
CI	input capacitance	$V_I = V_{CC}$ or GND	-	3	10	-	10	-	10	pF
74AHCT	04									
V <sub>IH</sub>	HIGH-level input voltage	$V_{CC}$ = 4.5 V to 5.5 V	2.0	-	-	2.0	-	2.0	-	V
V <sub>IL</sub>	LOW-level input voltage	$V_{CC}$ = 4.5 V to 5.5 V	-	-	0.8	-	0.8	-	0.8	V
/ <sub>ОН</sub>	HIGH-level	$V_{I} = V_{IH} \text{ or } V_{IL}; V_{CC} = 4.5 \text{ V}$								
	output voltage	I <sub>O</sub> = -50 μA	4.4	4.5	-	4.4	-	4.4	-	V
		I <sub>O</sub> = -8.0 mA	3.94	-	-	3.80	-	3.70	-	V
/ <sub>OL</sub>	LOW-level	$V_{I} = V_{IH} \text{ or } V_{IL}; V_{CC} = 4.5 \text{ V}$								
	output voltage	I <sub>O</sub> = 50 μA	-	0	0.1	-	0.1	-	0.1	V
		l <sub>O</sub> = 8.0 mA	-	-	0.36	-	0.44	-	0.55	V
I	input leakage current	$V_I = 5.5 V \text{ or GND};$ $V_{CC} = 0 V \text{ to } 5.5 V$	-	-	0.1	-	1.0	-	2.0	μA

74AHC\_AHCT04
Product data sheet

© NXP B.V. 2011. All rights reserved.

#### Table 6. Static characteristics ...continued

At recommended operating conditions; voltages are referenced to GND (ground = 0 V).

Symbol Parameter		Conditions	25 °C		–40 °C to +85 °C		–40 °C to +125 °C		Unit	
			Min	Тур	Max	Min	Max	Min	Max	
I <sub>CC</sub>	supply current		-	-	2.0	-	20	-	40	μA
$\Delta I_{CC}$	additional supply current	per input pin; $V_I = V_{CC} - 2.1 \text{ V}$ ; other pins at $V_{CC}$ or GND; $I_O = 0 \text{ A}$ ; $V_{CC} = 4.5 \text{ V}$ to 5.5 V	-	-	1.35	-	1.5	-	1.5	mA
CI	input capacitance	$V_I = V_{CC}$ or GND	-	3	10	-	10	-	10	pF

## **10.** Dynamic characteristics

#### Table 7. Dynamic characteristics

Voltages are referenced to GND (ground = 0 V); for test circuit see Figure 7.

Symbol	Parameter	Conditions		25 °C		–40 °C t	o +85 °C	–40 °C to +125 °C		Unit
			Min	Typ[1]	Max	Min	Max	Min	Max	
74AHC0	4			I						
t <sub>pd</sub>	propagation	nA to nY; see Figure 6	1							
delay	$V_{CC} = 3.0 \text{ V} \text{ to } 3.6 \text{ V}$									
		C <sub>L</sub> = 15 pF	-	4.0	8.5	1.0	10.5	1.0	11.0	ns
		$C_L = 50 \text{ pF}$	-	6.0	11.4	1.0	13	1.0	14.5	ns
		$V_{CC}$ = 4.5 V to 5.5 V								
		C <sub>L</sub> = 15 pF	-	3.0	5.5	1.0	6.5	1.0	7.0	ns
		$C_L = 50 \text{ pF}$	-	4.5	7.5	1.0	8.5	1.0	9.5	ns
C <sub>PD</sub>	power dissipation capacitance	$f_i = 1 \text{ MHz}; V_1 = \text{GND to } V_{\text{CC}}$ [3]	] -	13.5	-	-	-	-	-	pF

hex inverter

#### Table 7. Dynamic characteristics ...continued

Voltages are referenced to GND (ground = 0 V); for test circuit see <u>Figure 7</u>.

		10 //									
Symbol	Parameter	r Conditions		25 °C -		–40 °C to +85 °C		–40 °C to	o +125 ℃	Unit	
				Min	Typ[1]	Max	Min	Max	Min	Max	
74AHCT	04; V <sub>CC</sub> = 4.5	V to 5.5 V									
Pa 1 1 0	nA to nY; see Figure 6	[2]									
	delay	C <sub>L</sub> = 15 pF		-	3.0	6.7	1.0	7.5	1.0	8.5	ns
		C <sub>L</sub> = 50 pF		-	4.5	7.7	1.0	8.5	1.0	10.0	ns
C <sub>PD</sub>	power dissipation capacitance	$f_i = 1 \text{ MHz}; V_1 = \text{GND to } V_{\text{CC}}$	<u>[3]</u>	-	13.9	-	-	-	-	-	pF

[1] Typical values are measured at nominal supply voltage ( $V_{CC}$  = 3.3 V and  $V_{CC}$  = 5.0 V).

#### [2] $t_{pd}$ is the same as $t_{PLH}$ and $t_{PHL}$ .

[3]  $C_{PD}$  is used to determine the dynamic power dissipation (P<sub>D</sub> in  $\mu$ W).

 $P_{D} = C_{PD} \times V_{CC}^{2} \times f_{i} \times N + \Sigma (C_{L} \times V_{CC}^{2} \times f_{o}) \text{ where:}$ 

 $f_i$  = input frequency in MHz;

 $f_o = output frequency in MHz;$ 


 $C_L$  = output load capacitance in pF;

V<sub>CC</sub> = supply voltage in V;

N = number of inputs switching;

 $\Sigma(C_L \times V_{CC}^2 \times f_o)$  = sum of the outputs.

## 11. Waveforms



#### Fig 6. Input to output propagation delay

#### Table 8.Measurement points


Туре	Input	Output
	V <sub>M</sub>	V <sub>M</sub>
74AHC04	$0.5  imes V_{CC}$	$0.5 \times V_{CC}$
74AHCT04	1.5 V	$0.5 \times V_{CC}$

74AHC\_AHCT04

### **NXP Semiconductors**

# 74AHC04; 74AHCT04

hex inverter




#### Table 9. Test data

Туре	Input	iput I		Test
	VI	t <sub>r</sub> , t <sub>f</sub>	CL	
74AHC04	V <sub>CC</sub>	$\leq$ 3.0 ns	15 pF, 50 pF	t <sub>PLH</sub> , t <sub>PHL</sub>
74AHCT04	3.0 V	$\leq$ 3.0 ns	15 pF, 50 pF	t <sub>PLH</sub> , t <sub>PHL</sub>

hex inverter

## 12. Package outline



#### Fig 8. Package outline SOT108-1 (SO14)

All information provided in this document is subject to legal disclaimers.

74AHC\_AHCT04

© NXP B.V. 2011. All rights reserved.

hex inverter





Fig 9. Package outline SOT402-1 (TSSOP14)

All information provided in this document is subject to legal disclaimers.

74AHC\_AHCT04

hex inverter



DHVQFN14: plastic dual in-line compatible thermal enhanced very thin quad flat package; no leads; 14 terminals; body 2.5 x 3 x 0.85 mm SOT762-1

#### Fig 10. Package outline SOT762-1 (DHVQFN14)

All information provided in this document is subject to legal disclaimers.

74AHC\_AHCT04



# **13. Abbreviations**

Table 10.	Abbreviations		
Acronym	Description		
CDM	Charged Device Model		
CMOS	Complementary Metal-Oxide Semiconductor		
DUT	Device Under Test		
ESD	ElectroStatic Discharge		
HBM	Human Body Model		
LSTTL	Low-power Schottky Transistor-Transistor Logic		
MM	Machine Model		

# 14. Revision history

#### Table 11. Revision history

Document ID	Release date	Data sheet status	Change notice	Supersedes
74AHC_AHCT04 v.6	20111107	Product data sheet	-	74AHC_AHCT04 v.5
Modifications:	<ul> <li>Legal pages</li> </ul>	s updated.		
74AHC_AHCT04 v.5	20110411	Product data sheet	-	74AHC_AHCT04 v.4
74AHC_AHCT04 v.4	20080514	Product data sheet	-	74AHC_AHCT04 v.3
74AHC_AHCT04 v.3	20050207	Product data sheet	-	74AHC_AHCT04 v.2
74AHC_AHCT04 v.2	19990927	Product specification	-	74AHC_AHCT04 v.1
74AHC_AHCT04 v.1	19990225	Product specification	-	-

## 15. Legal information

### 15.1 Data sheet status

Document status[1][2]	Product status <sup>[3]</sup>	Definition
Objective [short] data sheet	Development	This document contains data from the objective specification for product development.
Preliminary [short] data sheet	Qualification	This document contains data from the preliminary specification.
Product [short] data sheet	Production	This document contains the product specification.

[1] Please consult the most recently issued document before initiating or completing a design.

[2] The term 'short data sheet' is explained in section "Definitions".

[3] The product status of device(s) described in this document may have changed since this document was published and may differ in case of multiple devices. The latest product status information is available on the Internet at URL <a href="http://www.nxp.com">http://www.nxp.com</a>.

#### 15.2 Definitions

**Draft** — The document is a draft version only. The content is still under internal review and subject to formal approval, which may result in modifications or additions. NXP Semiconductors does not give any representations or warranties as to the accuracy or completeness of information included herein and shall have no liability for the consequences of use of such information.

Short data sheet — A short data sheet is an extract from a full data sheet with the same product type number(s) and title. A short data sheet is intended for quick reference only and should not be relied upon to contain detailed and full information. For detailed and full information see the relevant full data sheet, which is available on request via the local NXP Semiconductors sales office. In case of any inconsistency or conflict with the short data sheet, the full data sheet shall prevail.

**Product specification** — The information and data provided in a Product data sheet shall define the specification of the product as agreed between NXP Semiconductors and its customer, unless NXP Semiconductors and customer have explicitly agreed otherwise in writing. In no event however, shall an agreement be valid in which the NXP Semiconductors product is deemed to offer functions and qualities beyond those described in the Product data sheet.

### 15.3 Disclaimers

Limited warranty and liability — Information in this document is believed to be accurate and reliable. However, NXP Semiconductors does not give any representations or warranties, expressed or implied, as to the accuracy or completeness of such information and shall have no liability for the consequences of use of such information.

In no event shall NXP Semiconductors be liable for any indirect, incidental, punitive, special or consequential damages (including - without limitation - lost profits, lost savings, business interruption, costs related to the removal or replacement of any products or rework charges) whether or not such damages are based on tort (including negligence), warranty, breach of contract or any other legal theory.

Notwithstanding any damages that customer might incur for any reason whatsoever, NXP Semiconductors' aggregate and cumulative liability towards customer for the products described herein shall be limited in accordance with the *Terms and conditions of commercial sale* of NXP Semiconductors.

Right to make changes — NXP Semiconductors reserves the right to make changes to information published in this document, including without limitation specifications and product descriptions, at any time and without notice. This document supersedes and replaces all information supplied prior to the publication hereof.

Suitability for use — NXP Semiconductors products are not designed, authorized or warranted to be suitable for use in life support, life-critical or safety-critical systems or equipment, nor in applications where failure or malfunction of an NXP Semiconductors product can reasonably be expected to result in personal injury, death or severe property or environmental damage. NXP Semiconductors accepts no liability for inclusion and/or use of NXP Semiconductors products in such equipment or applications and therefore such inclusion and/or use is at the customer's own risk.

**Applications** — Applications that are described herein for any of these products are for illustrative purposes only. NXP Semiconductors makes no representation or warranty that such applications will be suitable for the specified use without further testing or modification.

Customers are responsible for the design and operation of their applications and products using NXP Semiconductors products, and NXP Semiconductors accepts no liability for any assistance with applications or customer product design. It is customer's sole responsibility to determine whether the NXP Semiconductors product is suitable and fit for the customer's applications and products planned, as well as for the planned application and use of customer's third party customer(s). Customers should provide appropriate design and operating safeguards to minimize the risks associated with their applications and products.

NXP Semiconductors does not accept any liability related to any default, damage, costs or problem which is based on any weakness or default in the customer's applications or products, or the application or use by customer's third party customer(s). Customer is responsible for doing all necessary testing for the customer's applications and products using NXP Semiconductors products in order to avoid a default of the applications and the products or of the application or use by customer's third party customer(s). NXP does not accept any liability in this respect.

Limiting values — Stress above one or more limiting values (as defined in the Absolute Maximum Ratings System of IEC 60134) will cause permanent damage to the device. Limiting values are stress ratings only and (proper) operation of the device at these or any other conditions above those given in the Recommended operating conditions section (if present) or the Characteristics sections of this document is not warranted. Constant or repeated exposure to limiting values will permanently and irreversibly affect the quality and reliability of the device.

Terms and conditions of commercial sale — NXP Semiconductors products are sold subject to the general terms and conditions of commercial sale, as published at <a href="http://www.nxp.com/profile/terms">http://www.nxp.com/profile/terms</a>, unless otherwise agreed in a valid written individual agreement. In case an individual agreement is concluded only the terms and conditions of the respective agreement shall apply. NXP Semiconductors hereby expressly objects to applying the customer's general terms and conditions with regard to the purchase of NXP Semiconductors products by customer.

**No offer to sell or license** — Nothing in this document may be interpreted or construed as an offer to sell products that is open for acceptance or the grant, conveyance or implication of any license under any copyrights, patents or other industrial or intellectual property rights.

**Export control** — This document as well as the item(s) described herein may be subject to export control regulations. Export might require a prior authorization from competent authorities.

74AHC\_AHCT04

© NXP B.V. 2011. All rights reserved.

#### hex inverter

**Non-automotive qualified products** — Unless this data sheet expressly states that this specific NXP Semiconductors product is automotive qualified, the product is not suitable for automotive use. It is neither qualified nor tested in accordance with automotive testing or application requirements. NXP Semiconductors accepts no liability for inclusion and/or use of non-automotive qualified products in automotive equipment or applications.

In the event that customer uses the product for design-in and use in automotive applications to automotive specifications and standards, customer (a) shall use the product without NXP Semiconductors' warranty of the product for such automotive applications, use and specifications, and (b) whenever customer uses the product for automotive applications beyond

## 16. Contact information

NXP Semiconductors' specifications such use shall be solely at customer's own risk, and (c) customer fully indemnifies NXP Semiconductors for any liability, damages or failed product claims resulting from customer design and use of the product for automotive applications beyond NXP Semiconductors' standard warranty and NXP Semiconductors' product specifications.

### 15.4 Trademarks

Notice: All referenced brands, product names, service names and trademarks are the property of their respective owners.

For more information, please visit: http://www.nxp.com

For sales office addresses, please send an email to: <a href="mailto:salesaddresses@nxp.com">salesaddresses@nxp.com</a>

### **17. Contents**

1	General description 1
2	Features and benefits 1
3	Ordering information 1
4	Functional diagram 2
5	Pinning information 3
5.1	Pinning
5.2	Pin description 3
6	Functional description 3
7	Limiting values 4
8	Recommended operating conditions 4
9	Static characteristics 5
10	Dynamic characteristics 6
11	Waveforms 7
12	Package outline 9
13	Abbreviations 12
14	Revision history 12
15	Legal information 13
15.1	Data sheet status 13
15.2	Definitions 13
15.3	Disclaimers
15.4	Trademarks 14
16	Contact information 14
17	Contents 15

Please be aware that important notices concerning this document and the product(s) described herein, have been included in section 'Legal information'.

© NXP B.V. 2011.

All rights reserved.

For more information, please visit: http://www.nxp.com For sales office addresses, please send an email to: salesaddresses@nxp.com

Date of release: 7 November 2011 Document identifier: 74AHC\_AHCT04