Low-power dual supply translating transceiver; 3-state Rev. 5 — 9 August 2012 Product da

Product data sheet

General description 1.

The 74AUP1T45 is a single bit transceiver featuring two data input-outputs (A and B), a direction control input (DIR) and dual supply pins ($V_{CC(A)}$ and $V_{CC(B)}$) which enable bidirectional level translation. Both $V_{CC(A)}$ and $V_{CC(B)}$ can be supplied at any voltage between 1.1 V and 3.6 V making the device suitable for interfacing between any of the low voltage nodes (1.2 V, 1.5 V, 1.8 V, 2.5 V and 3.3 V). Pins A and DIR are referenced to V_{CC(A)} and pin B is referenced to V_{CC(B)}. A HIGH on DIR allows transmission from A to B and a LOW on DIR allows transmission from B to A.

Schmitt trigger action on all inputs makes the circuit tolerant of slower input rise and fall times across the entire $V_{CC(A)}$ and $V_{CC(B)}$ ranges. The device ensures low static and dynamic power consumption and is fully specified for partial power-down applications using I_{OFF}. The I_{OFF} circuitry disables the output, preventing any damaging backflow current through the device when it is powered down. In suspend mode when either V_{CC(A)} or $V_{CC(B)}$ are at GND, both A and B are in the high-impedance OFF-state.

Features and benefits 2.

- Wide supply voltage range:
 - V_{CC(A)}: 1.1 V to 3.6 V
 - V_{CC(B)}: 1.1 V to 3.6 V
- High noise immunity
- Complies with JEDEC standards:
 - JESD8-7 (1.2 V to 1.95 V)
 - JESD8-5 (1.8 V to 2.7 V)
 - JESD8-B (2.7 V to 3.6 V)
- ESD protection:
 - HBM JESD22-A114F Class 3A exceeds 5000 V
 - MM JESD22-A115-A exceeds 200 V
 - CDM JESD22-C101E exceeds 1000 V
- Low static power consumption; $I_{CC} = 0.9 \,\mu A$ (maximum)
- Suspend mode
- Latch-up performance exceeds 100 mA per JESD 78 Class II
- Inputs accept voltages up to 3.6 V
- Low noise overshoot and undershoot < 10 % of V_{CC}
- I_{OFF} circuitry provides partial power-down mode operation
- Multiple package options
- Specified from -40 °C to +85 °C and -40 °C to +125 °C



Low-power dual supply translating transceiver; 3-state

3. Ordering information


Table 1. Orderin	g information									
Type number	Package									
	Temperature range	Name	Description	Version						
74AUP1T45GW	–40 °C to +125 °C	SC-88	plastic surface-mounted package; 6 leads	SOT363						
74AUP1T45GM	–40 °C to +125 °C	XSON6	plastic extremely thin small outline package; no leads; 6 terminals; body 1 \times 1.45 \times 0.5 mm	SOT886						
74AUP1T45GF	–40 °C to +125 °C	XSON6	plastic extremely thin small outline package; no leads; 6 terminals; body 1 \times 1 \times 0.5 mm	SOT891						
74AUP1T45GN	–40 °C to +125 °C	XSON6	extremely thin small outline package; no leads; 6 terminals; body $0.9 \times 1.0 \times 0.35$ mm	SOT1115						
74AUP1T45GS	–40 °C to +125 °C	XSON6	extremely thin small outline package; no leads; 6 terminals; body $1.0 \times 1.0 \times 0.35$ mm	SOT1202						

4. Marking

Table 2. Marking	
Type number	Marking code ^[1]
74AUP1T45GW	p5
74AUP1T45GM	p5
74AUP1T45GF	p5
74AUP1T45GN	p5
74AUP1T45GS	p5

[1] The pin 1 indicator is located on the lower left corner of the device, below the marking code.


5. Functional diagram



Low-power dual supply translating transceiver; 3-state

6. Pinning information

6.1 Pinning



6.2 Pin description

Table 3.	Pin description	
Symbol	Pin	Description
V _{CC(A)}	1	supply voltage A
GND	2	ground (0 V)
А	3	data input or output A
В	4	data input or output B
DIR	5	direction control DIR
V _{CC(B)}	6	supply voltage B

7. Functional description

Table 4.Function table^[1]

Supply voltage	Input ^[2]	Input/output ^[3]				
V _{CC(A)} , V _{CC(B)}	DIR	Α	В			
1.1 V to 3.6 V	L	A = B	input			
1.1 V to 3.6 V	Н	input	B = A			
GND	Х	suspend mode	suspend mode			

[1] H = HIGH voltage level; L = LOW voltage level; X = don't care.

[2] The DIR input circuit is referenced to V_{CC(A)}.

[3] The input circuit of the data I/Os are always active.

Low-power dual supply translating transceiver; 3-state

8. Limiting values

Table 5. Limiting values

In accordance with the Absolute Maximum Rating System (IEC 60134). Voltages are referenced to GND (ground = 0 V).

Symbol	Parameter	Conditions	Min	Max	Unit
V _{CC(A)}	supply voltage A		-0.5	+4.6	V
V _{CC(B)}	supply voltage B		-0.5	+4.6	V
I _{IK}	input clamping current	V ₁ < 0 V	-50	-	mA
VI	input voltage		<u>[1]</u> –0.5	+4.6	V
I _{OK}	output clamping current	V _O < 0 V	-50	-	mA
Vo	output voltage	Active mode			
		A port	<u>[1][2]</u> –0.5	$V_{CC(A)} + 0.5$	V
		B port	<u>[1][2]</u> –0.5	$V_{CC(B)} + 0.5$	V
		suspend or 3-state mode	[1][2] -0.5	+4.6	V
lo	output current	$V_{O} = 0 V$ to V_{CC}	-	±20	mA
I _{CC}	supply current		-	50	mA
I _{GND}	ground current		-50	-	mA
T _{stg}	storage temperature		-65	+150	°C
P _{tot}	total power dissipation	$T_{amb} = -40 \ ^{\circ}C \ to +125 \ ^{\circ}C$	[3] _	250	mW

[1] The minimum input and output voltage ratings may be exceeded if the input and output current ratings are observed.

[2] The values of V_{CC(A)} and V_{CC(B)} are provided in the recommended operating conditions; see Table 6.

[3] For SC-88 packages: above 87.5 °C the value of P_{tot} derates linearly with 4.0 mW/K. For XSON6 packages: above 118 °C the value of P_{tot} derates linearly with 7.8 mW/K.

9. Recommended operating conditions

Table 6. Recommended operating conditions

Symbol	Parameter	Conditions	Min	Max	Unit
V _{CC(A)}	supply voltage A		1.1	3.6	V
V _{CC(B)}	supply voltage B		1.1	3.6	V
VI	input voltage		0	3.6	V
Vo	output voltage		<u>[1]</u> 0	V _{CCO}	V
T _{amb}	ambient temperature		-40	+125	°C
$\Delta t / \Delta V$	input transition rise and fall rate	V_{CCI} =1.1 V to 3.6 V	0	200	ns/V

[1] V_{CCO} is the supply voltage associated with the output port.

Low-power dual supply translating transceiver; 3-state

10. Static characteristics

Table 7. Static characteristics

At recommended operating conditions; voltages are referenced to GND (ground = 0 V).

Symbol	Parameter	Conditions		Min	Тур	Max	Unit
T _{amb} = 2	5 °C						
VIH	HIGH-level input	data input	[1][3]				
	voltage	V _{CCI} = 1.1 V to 1.95 V		$0.65 \times V_{CCI}$	-	-	V
		$V_{CCI} = 2.3 V \text{ to } 2.7 V$		1.6	-	-	V
		$V_{CCI} = 3.0 V \text{ to } 3.6 V$		2.0	-	-	V
		DIR input	[1][4]				
		V _{CCI} = 1.1 V to 1.95 V		$0.65 \times V_{CC(A)}$	-	-	V
		$V_{CCI} = 2.3 V \text{ to } 2.7 V$		1.6	-	-	V
		$V_{CCI} = 3.0 \text{ V} \text{ to } 3.6 \text{ V}$		2.0	-	-	V
VIL	LOW-level input	data input	[1][3]				
	voltage	V _{CCI} = 1.1 V to 1.95 V		-	-	$0.35 \times V_{CCI}$	V
		$V_{CCI} = 2.3 \text{ V to } 2.7 \text{ V}$		-	-	0.7	V
		$V_{CCI} = 3.0 V \text{ to } 3.6 V$		-	-	0.9	V
		DIR input	[1][4]				
		V _{CCI} = 1.1 V to 1.95 V		-	-	$0.35 \times V_{CC(A)}$	V
		$V_{CCI} = 2.3 \text{ V to } 2.7 \text{ V}$		-	-	0.7	V
		$V_{CCI} = 3.0 \text{ V} \text{ to } 3.6 \text{ V}$		-	-	0.9	V
Vон	HIGH-level output voltage	$V_{I} = V_{IH}$					
		$I_{O} = -20 \ \mu A;$ $V_{CC(A)} = V_{CC(B)} = 1.1 \ V \text{ to } 3.6 \ V$	[2]	$V_{CCO}-0.1$	-	-	V
		$I_{O} = -1.1 \text{ mA}; V_{CC(A)} = V_{CC(B)} = 1.1 \text{ V}$	[2]	$0.75\times V_{CCO}$	-	-	V
		$I_{O} = -1.7 \text{ mA}; V_{CC(A)} = V_{CC(B)} = 1.4 \text{ V}$		1.11	-	-	V
		$I_{O} = -1.9 \text{ mA}; V_{CC(A)} = V_{CC(B)} = 1.65 \text{ V}$		1.32	-	-	V
		$I_{O} = -2.3 \text{ mA}; V_{CC(A)} = V_{CC(B)} = 2.3 \text{ V}$		2.05	-	-	V
		$I_{O} = -3.1 \text{ mA}; V_{CC(A)} = V_{CC(B)} = 2.3 \text{ V}$		1.9	-	-	V
		$I_{O} = -2.7 \text{ mA}; V_{CC(A)} = V_{CC(B)} = 3.0 \text{ V}$		2.72	-	-	V
		$I_{O} = -4.0 \text{ mA}; V_{CC(A)} = V_{CC(B)} = 3.0 \text{ V}$		2.6	-	-	V
V _{OL}	LOW-level	$V_{I} = V_{IL}$					
	output voltage	$I_O = 20 \ \mu\text{A}; \ V_{CC(A)} = V_{CC(B)} = 1.1 \ V \ to \ 3.6 \ V$		-	-	0.1	V
		$I_{O} = 1.1 \text{ mA}; V_{CC(A)} = V_{CC(B)} = 1.1 \text{ V}$	[2]	-	-	$0.3 \times V_{CCO}$	V
		$I_{O} = 1.7 \text{ mA}; V_{CC(A)} = V_{CC(B)} = 1.4 \text{ V}$		-	-	0.31	V
		$I_{O} = 1.9 \text{ mA}; V_{CC(A)} = V_{CC(B)} = 1.65 \text{ V}$		-	-	0.31	V
		$I_{O} = 2.3 \text{ mA}; V_{CC(A)} = V_{CC(B)} = 2.3 \text{ V}$		-	-	0.31	V
		$I_0 = 3.1 \text{ mA}; V_{CC(A)} = V_{CC(B)} = 2.3 \text{ V}$		-	-	0.44	V
		$I_0 = 2.7 \text{ mA}; V_{CC(A)} = V_{CC(B)} = 3.0 \text{ V}$		-	-	0.31	V
		$I_0 = 4.0 \text{ mA}; V_{CC(A)} = V_{CC(B)} = 3.0 \text{ V}$		-	-	0.44	V
I	input leakage current	DIR input; $V_I = GND$ to $V_{CC(A)}$; $V_{CC(A)} = V_{CC(B)} = 1.1 V$ to 3.6 V		-	-	±0.1	μΑ

Low-power dual supply translating transceiver; 3-state

Table 7. Static characteristics ...continued

At recommended operating conditions; voltages are referenced to GND (ground = 0 V).

Symbol	Parameter	Conditions	Min	Тур	Max	Unit
l _{oz}	OFF-state output current	A or B port; $V_I = V_{IH}$ or V_{IL} ; $V_O = 0$ V to V_{CCO} ; $V_{CC(A)} = V_{CC(B)} = 1.1$ V to 3.6 V	[2] _	-	±0.1	μΑ
I _{OFF}	power-off leakage current	A port; V _I or V _O = 0 V to 3.6 V; V _{CC(A)} = 0 V; V _{CC(B)} = 1.1 V to 3.6 V	-	-	±0.2	μΑ
		B port; V _I or V _O = 0 V to 3.6 V; V _{CC(B)} = 0 V; V _{CC(A)} = 1.1 V to 3.6 V	-	-	±0.2	μΑ
		DIR input; V _I or V _O = 0 V to 3.6 V; V _{CC(A)} = 0 V; V _{CC(B)} = 1.1 V to 3.6 V	-	-	±0.2	μΑ
ΔI_{OFF}	additional power-off	A port; V _I or V _O = 0 V to 3.6 V; V _{CC(A)} = 0 V to 0.2 V; V _{CC(B)} = 1.1 V to 3.6 V	-	-	±0.2	μΑ
	leakage current	B port; V _I or V _O = 0 V to 3.6 V; V _{CC(B)} = 0 V to 0.2 V; V _{CC(A)} = 1.1 V to 3.6 V	-	-	±0.2	μA
		DIR input; V ₁ or V ₀ = 0 V to 3.6 V; V _{CC(A)} = 0 V to 0.2 V; V _{CC(B)} = 1.1 V to 3.6 V	-	-	±0.2	μA
I _{CC}	supply current	A port; $V_I = GND$ or V_{CCI} ; $I_O = 0$ A	<u>[1]</u>			
		$V_{CC(A)} = V_{CC(B)} = 1.1 \text{ V to } 3.6 \text{ V}$	-	-	0.5	μA
		$V_{CC(A)} = 3.6 \text{ V}; V_{CC(B)} = 0 \text{ V}$	-	-	0.5	μΑ
		$V_{CC(A)} = 0$ V; $V_{CC(B)} = 3.6$ V	-	0	-	μA
		B port; $V_I = GND$ or V_{CCI} ; $I_O = 0$ A	<u>[1]</u>			
		$V_{CC(A)} = V_{CC(B)} = 1.1 \text{ V to } 3.6 \text{ V}$	-	-	0.5	μΑ
		$V_{CC(A)} = 3.6 \text{ V}; V_{CC(B)} = 0 \text{ V}$	-	0	-	μA
		$V_{CC(A)} = 0$ V; $V_{CC(B)} = 3.6$ V	-	-	0.5	μA
		A plus B port ($I_{CC(A)} + I_{CC(B)}$); $I_O = 0$ A; V _I = GND or V _{CCI} ; V _{CC(A)} = V _{CC(B)} = 1.1 V to 3.6 V	<u>[1]</u> _	-	0.5	μΑ
Δl _{CC}	additional supply current	A port; $V_{CC(A)} = V_{CC(B)} = 3.3 \text{ V}$; A port at $V_{CC(A)} - 0.6 \text{ V}$; DIR at $V_{CC(A)}$; B port = open	-	-	40	μΑ
		B port; $V_{CC(A)} = V_{CC(B)} = 3.3 \text{ V}$; B port at $V_{CC(B)} - 0.6 \text{ V}$; DIR at GND; A port = open	-	-	40	μΑ
		DIR input; $V_{CC(A)} = V_{CC(B)} = 3.3 V$; A port at $V_{CC(A)}$ or GND; B port = open; DIR at $V_{CC(A)} - 0.6 V$	-	-	40	μΑ
CI	input capacitance	DIR input; $V_I = GND$ or $V_{CC(A)}$; $V_{CC(A)} = V_{CC(B)} = 1.1$ V to 3.6 V	-	0.9	-	pF
C _{I/O}	input/output capacitance	A and B port; suspend mode; $V_{CCI} = 0 V$; $V_{CCO} = 1.1 V$ to 3.6 V; $V_O = V_{CCO}$ or GND	<u>[1][2]</u> _	2.0	-	pF

NXP Semiconductors

74AUP1T45

Low-power dual supply translating transceiver; 3-state

Symbol	Parameter	Conditions		Min	Тур	Max	Unit
T _{amb} = -	40 °C to +85 °C						
VIH	HIGH-level input	data input	<u>[1][3]</u>				
	voltage	V _{CCI} = 1.1 V to 1.95 V		$0.65 \times V_{\text{CCI}}$	-	-	V
		$V_{CCI} = 2.3 \text{ V to } 2.7 \text{ V}$		1.6	-	-	V
		$V_{CCI} = 3.0 \text{ V} \text{ to } 3.6 \text{ V}$		2.0	-	-	V
		DIR input	<u>[1][4]</u>				
		V _{CCI} = 1.1 V to 1.95 V		$0.65 \times V_{\text{CC(A)}}$	-	-	V
		$V_{CCI} = 2.3 \text{ V to } 2.7 \text{ V}$		1.6	-	-	V
		$V_{CCI} = 3.0 \text{ V} \text{ to } 3.6 \text{ V}$		2.0	-	-	V
V _{IL}	LOW-level input	data input	<u>[1][3]</u>				
	voltage	V _{CCI} = 1.1 V to 1.95 V		-	-	$0.35 \times V_{\text{CCI}}$	V
		$V_{CCI} = 2.3 V \text{ to } 2.7 V$		-	-	0.7	V
		$V_{CCI} = 3.0 \text{ V to } 3.6 \text{ V}$		-	-	0.9	V
		DIR input	[1][4]				
		V _{CCI} = 1.1 V to 1.95 V		-	-	$0.35 \times V_{CC(A)}$	V
		$V_{CCI} = 2.3 \text{ V to } 2.7 \text{ V}$		-	-	0.7	V
		$V_{CCI} = 3.0 \text{ V to } 3.6 \text{ V}$		-	-	0.9	V
′он	HIGH-level	$V_{I} = V_{IH}$					
	output voltage	$I_{O} = -20 \ \mu A;$ $V_{CC(A)} = V_{CC(B)} = 1.1 \ V \text{ to } 3.6 \ V$	[2]	$V_{CCO}-0.1$	-	-	V
		$I_{O} = -1.1 \text{ mA}; V_{CC(A)} = V_{CC(B)} = 1.1 \text{ V}$	[2]	$0.7\times V_{CCO}$	-	-	V
		$I_{O} = -1.7 \text{ mA}; V_{CC(A)} = V_{CC(B)} = 1.4 \text{ V}$		1.03	-	-	V
		$I_{O} = -1.9 \text{ mA}; V_{CC(A)} = V_{CC(B)} = 1.65 \text{ V}$		1.30	-	-	V
		$I_{O} = -2.3 \text{ mA}; V_{CC(A)} = V_{CC(B)} = 2.3 \text{ V}$		1.97	-	-	V
		$I_{O} = -3.1 \text{ mA}; V_{CC(A)} = V_{CC(B)} = 2.3 \text{ V}$		1.85	-	-	V
		$I_{O} = -2.7 \text{ mA}; V_{CC(A)} = V_{CC(B)} = 3.0 \text{ V}$		2.67	-	-	V
		$I_{O} = -4.0 \text{ mA}; V_{CC(A)} = V_{CC(B)} = 3.0 \text{ V}$		2.55	-	-	V
/ _{OL}	LOW-level	$V_{I} = V_{IL}$					
	output voltage	$I_{O} = 20 \ \mu A; V_{CC(A)} = V_{CC(B)} = 1.1 \ V \text{ to } 3.6 \ V$		-	-	0.1	V
		$I_{O} = 1.1 \text{ mA}; V_{CC(A)} = V_{CC(B)} = 1.1 \text{ V}$	[2]	-	-	$0.3 \times V_{CCO}$	V
		$I_{O} = 1.7 \text{ mA}; V_{CC(A)} = V_{CC(B)} = 1.4 \text{ V}$		-	-	0.37	V
		$I_{O} = 1.9 \text{ mA}; V_{CC(A)} = V_{CC(B)} = 1.65 \text{ V}$		-	-	0.35	V
		$I_0 = 2.3 \text{ mA}; V_{CC(A)} = V_{CC(B)} = 2.3 \text{ V}$		-	-	0.33	V
		$I_{O} = 3.1 \text{ mA}; V_{CC(A)} = V_{CC(B)} = 2.3 \text{ V}$		-	-	0.45	V
		$I_{O} = 2.7 \text{ mA}; V_{CC(A)} = V_{CC(B)} = 3.0 \text{ V}$		-	-	0.33	V
		$I_{O} = 4.0 \text{ mA}; V_{CC(A)} = V_{CC(B)} = 3.0 \text{ V}$		-	-	0.45	V
l	input leakage current	DIR input; $V_I = GND$ to $V_{CC(A)}$; $V_{CC(A)} = V_{CC(B)} = 1.1$ V to 3.6 V		-	-	±0.5	μΑ
OZ	OFF-state output current	A or B port; $V_I = V_{IH}$ or V_{IL} ; $V_O = 0$ V to V_{CCO} ; $V_{CC(A)} = V_{CC(B)} = 1.1$ V to 3.6 V	[2]	-	-	±0.5	μΑ

Table 7. Static characteristics ... continued

NXP Semiconductors

74AUP1T45

Low-power dual supply translating transceiver; 3-state

Table 7. Static characteristics ...continued

At recommended operating conditions; voltages are referenced to GND (ground = 0 V).

Symbol	Parameter	Conditions		Min	Тур	Max	Unit
OFF	power-off leakage current	A port; V _I or V _O = 0 V to 3.6 V; V _{CC(A)} = 0 V; V _{CC(B)} = 1.1 V to 3.6 V	•	-	-	±0.5	μΑ
		B port; V _I or V _O = 0 V to 3.6 V; V _{CC(B)} = 0 V; V _{CC(A)} = 1.1 V to 3.6 V		-	-	±0.5	μA
		DIR input; V _I or V _O = 0 V to 3.6 V; V _{CC(A)} = 0 V; V _{CC(B)} = 1.1 V to 3.6 V		-	-	±0.5	μΑ
ΔI_{OFF}	additional power-off	A port; V _I or V _O = 0 V to 3.6 V; V _{CC(A)} = 0 V to 0.2 V; V _{CC(B)} = 1.1 V to 3.6 V		-	-	±0.6	μΑ
	leakage current	B port; V _I or V _O = 0 V to 3.6 V; V _{CC(B)} = 0 V to 0.2 V; V _{CC(A)} = 1.1 V to 3.6 V		-	-	±0.6	μA
			•	-	-	±0.6	μΑ
сс	supply current	A port; $V_I = GND$ or V_{CCI} ; $I_O = 0$ A	<u>[1]</u>				
		$V_{CC(A)} = V_{CC(B)} = 1.1 \text{ V to } 3.6 \text{ V}$		-	-	0.9	μA
		$V_{CC(A)} = 3.6 \text{ V}; V_{CC(B)} = 0 \text{ V}$		-	-	0.9	μA
		$V_{CC(A)} = 0 V; V_{CC(B)} = 3.6 V$		-	0	-	μA
		B port; $V_I = GND$ or V_{CCI} ; $I_O = 0$ A	<u>[1]</u>				
		$V_{CC(A)} = V_{CC(B)} = 1.1 \text{ V to } 3.6 \text{ V}$		-	-	0.9	μΑ
		$V_{CC(A)} = 3.6 \text{ V}; V_{CC(B)} = 0 \text{ V}$		-	0	-	μΑ
		$V_{CC(A)} = 0 V; V_{CC(B)} = 3.6 V$		-	-	0.9	μA
		A plus B port ($I_{CC(A)} + I_{CC(B)}$); $I_0 = 0$ A; V _I = GND or V _{CCI} ; V _{CC(A)} = V _{CC(B)} = 1.1 V to 3.6 V	<u>[1]</u> .	-	-	0.9	μA
∆l _{CC}	additional supply current	A port; $V_{CC(A)} = V_{CC(B)} = 3.3 \text{ V}$; A port at $V_{CC(A)} - 0.6 \text{ V}$; DIR at $V_{CC(A)}$; B port = open	•	-	-	50	μA
		B port; $V_{CC(A)} = V_{CC(B)} = 3.3 \text{ V}$; B port at $V_{CC(B)} - 0.6 \text{ V}$; DIR at GND; A port = open	•	-	-	50	μA
		DIR input; $V_{CC(A)} = V_{CC(B)} = 3.3 V$; A port at $V_{CC(A)}$ or GND; B port = open; DIR at $V_{CC(A)} - 0.6 V$	•	-	-	50	μA
T _{amb} = –	40 °C to +125 °C						
V _{IH}	HIGH-level input	data input	<u>[1][3]</u>				
	voltage	V _{CCI} = 1.1 V to 1.95 V		$0.7 imes V_{CCI}$	-	-	V
		V_{CCI} = 2.3 V to 2.7 V		1.6	-	-	V
		$V_{CCI} = 3.0 \text{ V} \text{ to } 3.6 \text{ V}$:	2.0	-	-	V
		DIR input	<u>[1][4]</u>				
		V _{CCI} = 1.1 V to 1.95 V	($0.7 imes V_{CC(A)}$	-	-	V
		V_{CCI} = 2.3 V to 2.7 V		1.6	-	-	V
		V _{CCI} = 3.0 V to 3.6 V		2.0	-	-	V

Low-power dual supply translating transceiver; 3-state

Symbol	Parameter	Conditions		Min	Тур	Max	Unit
V _{IL}	LOW-level input	data input	<u>[1][3]</u>				
	voltage	V _{CCI} = 1.1 V to 1.95 V		-	-	$0.3\times V_{CCI}$	V
		$V_{CCI} = 2.3 V \text{ to } 2.7 V$		-	-	0.7	V
		$V_{CCI} = 3.0 \text{ V} \text{ to } 3.6 \text{ V}$		-	-	0.9	V
		DIR input	<u>[1][4]</u>				
		V _{CCI} = 1.1 V to 1.95 V		-	-	$0.3\times V_{\text{CC(A)}}$	V
		$V_{CCI} = 2.3 \text{ V} \text{ to } 2.7 \text{ V}$		-	-	0.7	V
		$V_{CCI} = 3.0 \text{ V} \text{ to } 3.6 \text{ V}$		-	-	0.9	V
V _{ОН}	HIGH-level	$V_{I} = V_{IH}$					
	output voltage	$I_{O} = -20 \ \mu A;$ $V_{CC(A)} = V_{CC(B)} = 1.1 \ V \text{ to } 3.6 \ V$	[2]	V _{CCO} - 0.11	-	-	V
		$I_{O} = -1.1 \text{ mA}; V_{CC(A)} = V_{CC(B)} = 1.1 \text{ V}$	[2]	$0.6\times V_{CCO}$	-	-	V
		$I_{O} = -1.7 \text{ mA}; V_{CC(A)} = V_{CC(B)} = 1.4 \text{ V}$		0.93	-	-	V
		$I_{O} = -1.9 \text{ mA}; V_{CC(A)} = V_{CC(B)} = 1.65 \text{ V}$		1.17	-	-	V
		$I_{O} = -2.3 \text{ mA}; V_{CC(A)} = V_{CC(B)} = 2.3 \text{ V}$		1.77	-	-	V
		$I_{O} = -3.1 \text{ mA}; V_{CC(A)} = V_{CC(B)} = 2.3 \text{ V}$		1.67	-	-	V
		$I_{O} = -2.7 \text{ mA}; V_{CC(A)} = V_{CC(B)} = 3.0 \text{ V}$		2.40	-	-	V
		$I_{O} = -4.0 \text{ mA}; V_{CC(A)} = V_{CC(B)} = 3.0 \text{ V}$		2.30	-	-	V
V _{OL}	LOW-level	$V_{I} = V_{IL}$					
	output voltage	I_{O} = 20 µA; $V_{CC(A)}$ = $V_{CC(B)}$ = 1.1 V to 3.6 V		-	-	0.11	V
		$I_{O} = 1.1 \text{ mA}; V_{CC(A)} = V_{CC(B)} = 1.1 \text{ V}$	[2]	-	-	$0.33 \times V_{CCO}$	V
		$I_{O} = 1.7 \text{ mA}; V_{CC(A)} = V_{CC(B)} = 1.4 \text{ V}$		-	-	0.41	V
		$I_{O} = 1.9 \text{ mA}; V_{CC(A)} = V_{CC(B)} = 1.65 \text{ V}$		-	-	0.39	V
		$I_{O} = 2.3 \text{ mA}; V_{CC(A)} = V_{CC(B)} = 2.3 \text{ V}$		-	-	0.36	V
		$I_{O} = 3.1 \text{ mA}; V_{CC(A)} = V_{CC(B)} = 2.3 \text{ V}$		-	-	0.50	V
		$I_{O} = 2.7 \text{ mA}; V_{CC(A)} = V_{CC(B)} = 3.0 \text{ V}$		-	-	0.36	V
		$I_{O} = 4.0 \text{ mA}; V_{CC(A)} = V_{CC(B)} = 3.0 \text{ V}$		-	-	0.50	V
lı	input leakage current	DIR input; $V_I = GND$ to $V_{CC(A)}$; $V_{CC(A)} = V_{CC(B)} = 1.1$ V to 3.6 V		-	-	±0.75	μΑ
I _{OZ}	OFF-state output current	A or B port; $V_I = V_{IH}$ or V_{IL} ; $V_O = 0$ V to V_{CCO} ; $V_{CC(A)} = V_{CC(B)} = 1.1$ V to 3.6 V	[2]	-	-	±0.75	μΑ
I _{OFF}	power-off leakage current	A port; V ₁ or V _O = 0 V to 3.6 V; V _{CC(A)} = 0 V; V _{CC(B)} = 1.1 V to 3.6 V		-	-	±0.75	μΑ
		B port; V _I or V _O = 0 V to 3.6 V; V _{CC(B)} = 0 V; V _{CC(A)} = 1.1 V to 3.6 V		-	-	±0.75	μΑ
		DIR input; V _I or V _O = 0 V to 3.6 V; Vector = 0 V V Vector = 1.1 V to 3.6 V		-	-	±0.75	μΑ

Table 7. Static characteristics ...continued

At recommended operating conditions; voltages are referenced to GND (ground = 0 V).

 $V_{CC(A)} = 0$ V; $V_{CC(B)} = 1.1$ V to 3.6 V

NXP Semiconductors

74AUP1T45

Low-power dual supply translating transceiver; 3-state

Table 7. Static characteristics ...continued

At recommended operating conditions; voltages are referenced to GND (ground = 0 V).

Symbol	Parameter	Conditions	Min	Тур	Max	Unit
ΔI_{OFF}	additional power-off	A port; V ₁ or V _O = 0 V to 3.6 V; V _{CC(A)} = 0 V to 0.2 V; V _{CC(B)} = 1.1 V to 3.6 V	-	-	±0.75	μΑ
	leakage current	B port; V ₁ or V ₀ = 0 V to 3.6 V; V _{CC(B)} = 0 V to 0.2 V; V _{CC(A)} = 1.1 V to 3.6 V	-	-	±0.75	μΑ
		DIR input; V ₁ or V ₀ = 0 V to 3.6 V; V _{CC(A)} = 0 V to 0.2 V; V _{CC(B)} = 1.1 V to 3.6 V	-	-	±0.75	μΑ
I _{CC}	supply current	A port; $V_I = GND$ or V_{CCI} ; $I_O = 0$ A	[1]			
		$V_{CC(A)} = V_{CC(B)} = 1.1 \text{ V to } 3.6 \text{ V}$	-	-	1.4	μA
		$V_{CC(A)} = 3.6 \text{ V}; V_{CC(B)} = 0 \text{ V}$	-	-	1.4	μΑ
		$V_{CC(A)} = 0 V; V_{CC(B)} = 3.6 V$	-	0	-	μA
		B port; $V_I = GND$ or V_{CCI} ; $I_O = 0$ A	<u>[1]</u>			
		$V_{CC(A)} = V_{CC(B)} = 1.1 \text{ V to } 3.6 \text{ V}$	-	-	1.4	μΑ
		$V_{CC(A)} = 3.6 \text{ V}; V_{CC(B)} = 0 \text{ V}$	-	0	-	μΑ
		$V_{CC(A)} = 0 V; V_{CC(B)} = 3.6 V$	-	-	1.4	μΑ
		A plus B port ($I_{CC(A)} + I_{CC(B)}$); $I_O = 0$ A; V _I = GND or V _{CCI} ; V _{CC(A)} = V _{CC(B)} = 1.1 V to 3.6 V	[1] -	-	1.4	μΑ
∆l _{CC}	additional supply current	A port; $V_{CC(A)} = V_{CC(B)} = 3.3 \text{ V}$; A port at $V_{CC(A)} - 0.6 \text{ V}$; DIR at $V_{CC(A)}$; B port = open	-	-	75	μΑ
		B port; $V_{CC(A)} = V_{CC(B)} = 3.3 \text{ V}$; B port at $V_{CC(B)} - 0.6 \text{ V}$; DIR at GND; A port = open	-	-	75	μΑ
		DIR input; $V_{CC(A)} = V_{CC(B)} = 3.3 V$; A port at $V_{CC(A)}$ or GND; B port = open; DIR at $V_{CC(A)} - 0.6 V$	-	-	75	μΑ

[1] V_{CCI} is the supply voltage associated with the data input port.

[2] V_{CCO} is the supply voltage associated with the output port.

[3] For V_{CCI} values not specified in the data sheet: minimum V_{IH} = $0.7 \times V_{CCI}$ and maximum V_{IL} = $0.3 \times V_{CCI}$.

[4] For V_{CCI} values not specified in the data sheet: minimum $V_{IH} = 0.7 \times V_{CC(A)}$ and maximum $V_{IL} = 0.3 \times V_{CC(A)}$.

[5] All unused data inputs of the device must be held at V_{CCI} or GND to ensure proper device operation.

Low-power dual supply translating transceiver; 3-state

11. Dynamic characteristics

Table 8. Dynamic characteristics

Voltages are referenced to GND (ground = 0 V); for test circuit see Figure 8.

Symbol	Parameter	Conditions			25 °C		-4	0 °C to +1	125 °C	Unit
				Min	Typ <mark>[1]</mark>	Max	Min	Max (85 °C)	Max (125 °C)	
C _L = 5 p	F; V _{CC(A)} = 1.1 V to	1.3 V								
t _{pd}	propagation delay	A to B or B to A; see Figure 6	[2]							
		$V_{CC(B)} = 1.1 \text{ V to } 1.3 \text{ V}$		2.8	15.4	28.0	2.4	28.3	31.2	ns
		$V_{CC(B)} = 1.4 \text{ V to } 1.6 \text{ V}$		2.8	10.2	16.2	2.6	17.5	19.3	ns
		$V_{CC(B)}$ = 1.65 V to 1.95 V		2.4	8.1	13.0	2.2	14.4	15.9	ns
		$V_{CC(B)} = 2.3 \text{ V to } 2.7 \text{ V}$		2.5	6.3	10.0	2.1	10.7	11.8	ns
		$V_{CC(B)} = 3.0 \text{ V to } 3.6 \text{ V}$		2.3	5.6	9.0	1.9	9.7	10.7	ns
t _{dis}	disable time	DIR to A; see Figure 7	[3]							
		$V_{CC(B)} = 1.1 \text{ V to } 1.3 \text{ V}$		2.7	5.3	8.5	2.5	8.7	9.6	ns
		$V_{CC(B)} = 1.4 \text{ V to } 1.6 \text{ V}$		2.9	5.3	8.4	2.7	8.7	9.7	ns
		$V_{CC(B)} = 1.65 \text{ V to } 1.95 \text{ V}$		2.7	5.3	8.5	2.5	9.0	10.0	ns
		$V_{CC(B)} = 2.3 \text{ V to } 2.7 \text{ V}$		2.7	5.3	8.7	2.5	8.9	9.9	ns
		$V_{CC(B)} = 3.0 \text{ V to } 3.6 \text{ V}$		2.9	5.3	8.7	2.5	9.1	10.1	ns
		DIR to B; see Figure 7	[3]							
		$V_{CC(B)} = 1.1 \text{ V to } 1.3 \text{ V}$		6.1	13.2	22.1	5.4	23.4	25.8	ns
		$V_{CC(B)} = 1.4 \text{ V to } 1.6 \text{ V}$		5.0	9.3	13.9	4.4	15.2	16.7	ns
		$V_{CC(B)} = 1.65 \text{ V to } 1.95 \text{ V}$		4.2	8.1	12.3	3.6	13.5	14.9	ns
		$V_{CC(B)} = 2.3 \text{ V to } 2.7 \text{ V}$		3.3	6.3	9.3	2.9	10.2	11.2	ns
		$V_{CC(B)} = 3.0 \text{ V to } 3.6 \text{ V}$		3.6	6.3	9.2	3.2	9.7	10.7	ns
C _L = 5 p	F; V _{CC(A)} = 1.4 V to	1.6 V								
t _{pd}	propagation delay	A to B or B to A; see Figure 6	[2]							
		$V_{CC(B)} = 1.1 \text{ V to } 1.3 \text{ V}$		2.5	14.5	26.6	2.2	27.1	29.9	ns
		V _{CC(B)} = 1.4 V to 1.6 V		2.5	9.4	14.5	2.3	15.9	17.5	ns
		$V_{CC(B)}$ = 1.65 V to 1.95 V		2.1	7.4	11.2	1.9	12.7	14.0	ns
		$V_{CC(B)} = 2.3 \text{ V to } 2.7 \text{ V}$		2.2	5.5	8.0	1.8	8.9	9.8	ns
		$V_{CC(B)} = 3.0 \text{ V to } 3.6 \text{ V}$		2.0	4.7	6.8	1.6	7.6	8.4	ns

Low-power dual supply translating transceiver; 3-state

Symbol	Parameter	Conditions			25 °C		-4	0 °C to +′	125 °C	Unit
				Min	Typ[1]	Max	Min	Max (85 °C)	Max (125 °C)	
t _{dis}	disable time	DIR to A; see Figure 7	[3]						'	1
		$V_{CC(B)} = 1.1 \text{ V to } 1.3 \text{ V}$		2.0	3.8	5.3	1.9	5.7	6.3	ns
		$V_{CC(B)} = 1.4 \text{ V to } 1.6 \text{ V}$		2.2	3.8	5.3	2.0	5.7	6.4	ns
		$V_{CC(B)} = 1.65 \text{ V to } 1.95 \text{ V}$		2.1	3.8	5.5	1.8	5.9	6.6	ns
		$V_{CC(B)}$ = 2.3 V to 2.7 V		2.1	3.8	5.5	1.9	5.9	6.6	ns
		$V_{CC(B)} = 3.0 \text{ V to } 3.6 \text{ V}$		2.2	3.8	5.5	1.9	6.0	6.6	ns
		DIR to B; see Figure 7	<u>[3]</u>							
		$V_{CC(B)} = 1.1 \text{ V to } 1.3 \text{ V}$		5.7	12.7	21.0	5.2	22.3	24.6	ns
		$V_{CC(B)} = 1.4 \text{ V to } 1.6 \text{ V}$		4.7	8.7	12.7	4.1	14.1	15.5	ns
		$V_{CC(B)}$ = 1.65 V to 1.95 V		3.9	7.4	10.9	3.3	12.3	13.5	ns
		$V_{CC(B)}$ = 2.3 V to 2.7 V		3.0	5.6	7.8	2.6	8.8	9.7	ns
		$V_{CC(B)} = 3.0 \text{ V to } 3.6 \text{ V}$		3.3	5.5	7.4	2.9	8.1	8.9	ns
C _L = 5 pl	F; V _{CC(A)} = 1.65 V to	o 1.95 V								
t _{pd}	propagation delay	A to B or B to A; see Figure 6	[2]							
		$V_{CC(B)} = 1.1 \text{ V to } 1.3 \text{ V}$		2.4	14.2	26.1	2.0	26.5	29.2	ns
		$V_{CC(B)} = 1.4 \text{ V to } 1.6 \text{ V}$		2.4	9.1	13.9	2.1	15.4	17.0	ns
		$V_{CC(B)}$ = 1.65 V to 1.95 V		2.0	7.0	10.7	1.7	12.1	13.4	ns
		$V_{CC(B)}$ = 2.3 V to 2.7 V		2.0	5.1	7.4	1.6	8.2	9.1	ns
		$V_{CC(B)} = 3.0 \text{ V to } 3.6 \text{ V}$		1.9	4.3	6.1	1.5	6.9	7.7	ns
t _{dis}	disable time	DIR to A; see Figure 7	[3]							
		$V_{CC(B)} = 1.1 \text{ V to } 1.3 \text{ V}$		2.0	3.5	4.8	1.8	5.2	5.8	ns
		$V_{CC(B)} = 1.4 \text{ V to } 1.6 \text{ V}$		2.1	3.5	4.8	1.9	5.2	5.7	ns
		$V_{CC(B)}$ = 1.65 V to 1.95 V		2.0	3.5	5.0	1.8	5.4	6.0	ns
		$V_{CC(B)}$ = 2.3 V to 2.7 V		2.0	3.5	4.9	1.8	5.4	6.0	ns
		$V_{CC(B)} = 3.0 \text{ V to } 3.6 \text{ V}$		2.1	3.5	4.9	1.8	5.4	6.0	ns
		DIR to B; see Figure 7	[3]							
		$V_{CC(B)} = 1.1 \text{ V to } 1.3 \text{ V}$		5.8	12.4	20.6	5.1	21.9	24.2	ns
		$V_{CC(B)} = 1.4 \text{ V to } 1.6 \text{ V}$		4.6	8.4	12.2	3.9	13.5	14.9	ns
		$V_{CC(B)}$ = 1.65 V to 1.95 V		3.8	7.1	10.4	3.2	11.8	13.0	ns
		$V_{CC(B)}$ = 2.3 V to 2.7 V		2.9	5.2	7.3	2.5	8.3	9.1	ns
		$V_{CC(B)} = 3.0 \text{ V to } 3.6 \text{ V}$		3.1	5.1	6.9	2.7	7.5	8.3	ns
C _L = 5 pl	F; $V_{CC(A)} = 2.3 V$ to	2.7 V								
t _{pd}	propagation delay		[2]							
		$V_{CC(B)} = 1.1 \text{ V to } 1.3 \text{ V}$		2.4	13.6	25.5	2.0	25.9	28.6	ns
		$V_{CC(B)} = 1.4 \text{ V to } 1.6 \text{ V}$		2.3	8.5	13.3	2.1	14.7	16.2	ns
		$V_{CC(B)} = 1.65 \text{ V to } 1.95 \text{ V}$		1.9	6.5	10.0	1.7	11.4	12.5	ns
		$V_{CC(B)} = 2.3 \text{ V to } 2.7 \text{ V}$		1.9	4.6	6.7	1.6	7.5	8.3	ns
		$V_{CC(B)} = 3.0 \text{ V to } 3.6 \text{ V}$		1.8	3.8	5.3	1.4	6.2	6.8	ns

Table 8. Dynamic characteristics ...continued

Voltages are referenced to GND (ground = 0 V); for test circuit see Figure 8.

Low-power dual supply translating transceiver; 3-state

Symbol	Parameter	Conditions			25 °C		-4	0 °C to +′	125 °C	Unit
				Min	Typ[1]	Max	Min	Max (85 °C)	Max (125 °C)	
t _{dis}	disable time	DIR to A; see Figure 7	[3]							
		$V_{CC(B)} = 1.1 \text{ V to } 1.3 \text{ V}$		1.4	2.5	3.3	1.3	3.6	4.0	ns
		$V_{CC(B)} = 1.4 \text{ V to } 1.6 \text{ V}$		1.6	2.5	3.3	1.4	3.6	4.0	ns
		$V_{CC(B)} = 1.65 \text{ V to } 1.95 \text{ V}$		1.5	2.5	3.4	1.3	3.8	4.2	ns
		$V_{CC(B)}$ = 2.3 V to 2.7 V		1.4	2.5	3.4	1.3	3.8	4.2	ns
		$V_{CC(B)} = 3.0 \text{ V to } 3.6 \text{ V}$		1.6	2.5	3.4	1.3	3.7	4.1	ns
		DIR to B; see Figure 7	<u>[3]</u>							
		$V_{CC(B)} = 1.1 \text{ V to } 1.3 \text{ V}$		5.8	12.3	20.4	5.1	21.8	24.0	ns
		$V_{CC(B)} = 1.4 \text{ V to } 1.6 \text{ V}$		4.5	8.3	11.9	4.0	13.2	14.5	ns
		V _{CC(B)} = 1.65 V to 1.95 V		3.7	7.0	10.0	3.2	11.3	12.5	ns
		$V_{CC(B)} = 2.3 \text{ V to } 2.7 \text{ V}$		2.8	5.0	6.8	2.5	7.8	8.6	ns
		$V_{CC(B)} = 3.0 \text{ V to } 3.6 \text{ V}$		3.1	4.9	6.4	2.7	7.0	7.8	ns
C _L = 5 pl	F; V _{CC(A)} = 3.0 V to	3.6 V								
t _{pd}	propagation delay	A to B or B to A; see Figure 6	[2]							
		$V_{CC(B)} = 1.1 \text{ V to } 1.3 \text{ V}$		2.3	13.1	24.9	2.0	25.2	27.8	ns
		$V_{CC(B)} = 1.4 \text{ V to } 1.6 \text{ V}$		2.3	8.1	12.8	2.0	14.1	15.5	ns
		$V_{CC(B)} = 1.65 \text{ V to } 1.95 \text{ V}$		1.9	6.1	9.5	1.7	10.8	12.0	ns
		$V_{CC(B)} = 2.3 \text{ V to } 2.7 \text{ V}$		1.9	4.3	6.2	1.6	7.0	7.7	ns
		$V_{CC(B)} = 3.0 \text{ V to } 3.6 \text{ V}$		1.7	3.5	5.0	1.4	5.7	6.3	ns
t _{dis}	disable time	DIR to A; see Figure 7	[3]							
		$V_{CC(B)} = 1.1 \text{ V to } 1.3 \text{ V}$		1.7	2.8	3.5	1.5	3.8	4.2	ns
		$V_{CC(B)} = 1.4 \text{ V to } 1.6 \text{ V}$		1.8	2.8	3.5	1.7	3.8	4.2	ns
		$V_{CC(B)}$ = 1.65 V to 1.95 V		1.7	2.8	3.6	1.5	4.0	4.4	ns
		$V_{CC(B)} = 2.3 \text{ V to } 2.7 \text{ V}$		1.7	2.8	3.6	1.5	3.9	4.4	ns
		$V_{CC(B)} = 3.0 \text{ V to } 3.6 \text{ V}$		1.8	2.8	3.6	1.5	3.9	4.3	ns
		DIR to B; see Figure 7	[3]							
		$V_{CC(B)} = 1.1 \text{ V to } 1.3 \text{ V}$		5.8	12.3	20.6	5.1	22.0	24.2	ns
		$V_{CC(B)} = 1.4 \text{ V to } 1.6 \text{ V}$		4.6	8.3	11.8	4.0	13.1	14.5	ns
		$V_{CC(B)}$ = 1.65 V to 1.95 V		3.8	6.9	10.0	3.2	11.3	12.5	ns
		$V_{CC(B)} = 2.3 \text{ V to } 2.7 \text{ V}$		2.8	5.0	6.7	2.5	7.6	8.4	ns
		$V_{CC(B)} = 3.0 \text{ V to } 3.6 \text{ V}$		3.1	4.9	6.3	2.7	6.9	7.6	ns
C _L = 10 p	$F; V_{CC(A)} = 1.1 V to$	o 1.3 V								
t _{pd}	propagation delay	A to B or B to A; see Figure 6	[2]							
		$V_{CC(B)} = 1.1 \text{ V to } 1.3 \text{ V}$		3.0	16.2	29.8	2.7	30.2	33.3	ns
		$V_{CC(B)} = 1.4 \text{ V to } 1.6 \text{ V}$		3.0	10.8	17.5	2.7	18.6	20.5	ns
		$V_{CC(B)}$ = 1.65 V to 1.95 V		3.1	8.7	13.5	2.8	14.6	16.1	ns
		$V_{CC(B)}$ = 2.3 V to 2.7 V		2.7	6.8	10.5	2.4	11.2	12.4	ns
		$V_{CC(B)} = 3.0 \text{ V to } 3.6 \text{ V}$		2.7	6.1	9.6	2.4	10.1	11.1	ns

Table 8. Dynamic characteristics ...continued

Voltages are referenced to GND (ground = 0 V); for test circuit see Figure 8.

Low-power dual supply translating transceiver; 3-state

$ I_{cos} = 1.1 \ V \ bold 1.3 \ V_{cos} = 1.4 \ V \ bold 1.6 \ V_{cos} = 1.4 \ V \ bold 1.6 \ V_{cos} = 1.65 \ V \ bold 1.95 \ V_{cos} = 3.0 \ V \ bold 2.7 \ V_{cos} = 3.0 \ V \ bold 3.7 \ S_{cos} = 3.0 \ V \ S_{cos} = 3$	Symbol	Parameter	Conditions			25 °C		-4	0 °C to +′	125 °C	Unit
Normal State Vac(B) 1.1 Vio 1.3 V 3.2 6.5 9.9 3.1 10.2 11.3 ns Vac(B) = 1.4 Vio 1.6 Vio 3.5 6.5 9.0 3.2 10.2 11.3 ns Vac(B) = 2.3 Vio 2.7 3.2 6.5 9.8 3.5 10.1 11.1 ns Vac(B) = 3.0 Vio 3.6 3.5 10.1 3.1 10.2 11.3 ns Vac(B) = 3.0 Vio 3.6 3.6 10.1 3.1 10.2 11.3 ns Vac(B) = 3.0 Vio 3.6 3.6 10.1 3.2 10.3 11.4 ns Vac(B) 1.65 Vio 1.3 0.4 4.4 7.6 10.8 3.8 11.4 12.5 ns Vac(B) 1.65 Vio 1.3V 2.7 15.3 2.8.3 2.4 2.9.0 3.1.9 ns Vac(B) 1.65 Vio 1.3V 2.7 1					Min	Typ[1]	Max	Min			
$ I_{cclll} = 1.4 \lor I to 1.6 \lor 3.5 6.5 10.0 3.2 10.2 11.3 ns \\ V_{Ccllll} = 1.65 \lor I to 1.95 \lor 3.7 6.5 9.8 3.5 10.1 11.1 ns \\ V_{Cclllll} = 3.0 \lor 10.3 (1.1 1.1 ns \\ V_{Ccllllll} = 3.0 \lor 10.3 (1.1 1.1 ns \\ V_{Ccllllllllllllllllllllllllllllllllllll$	t _{dis}	disable time	DIR to A; see Figure 7	[3]							
$ I_{C(B)} = 1.65 \ V to 1.95 \ V 3.7 \ 6.5 \ 9.8 \ 3.5 \ 10.1 \ 11.1 \ ns \ V_{C(B)} = 2.3 \ V to 2.7 \ 3.2 \ 6.5 \ 10.1 \ 3.1 \ 10.2 \ 11.3 \ ns \ V_{C(B)} = 3.0 \ V to 3.6 \ 3.6 \ 6.5 \ 10.1 \ 3.1 \ 10.2 \ 11.3 \ ns \ V_{C(B)} = 3.0 \ V to 3.6 \ 3.6 \ 6.5 \ 10.1 \ 3.1 \ 10.2 \ 11.3 \ ns \ V_{C(B)} = 1.0 \ V to 1.6 \ V \ 5.3 \ 10.2 \ 15.4 \ 4.6 \ 16.6 \ 18.4 \ ns \ V_{C(B)} = 1.1 \ V to 1.3 \ V \ 5.3 \ 10.2 \ 15.4 \ 4.6 \ 16.6 \ 18.4 \ ns \ V_{C(B)} = 1.4 \ V to 1.6 \ V \ 5.3 \ 10.2 \ 15.4 \ 4.6 \ 16.6 \ 18.4 \ ns \ V_{C(B)} = 1.4 \ V to 1.6 \ V \ 5.3 \ 10.2 \ 15.4 \ 4.6 \ 16.6 \ 18.4 \ ns \ V_{C(B)} = 1.4 \ V to 1.6 \ V \ 5.3 \ 10.2 \ 15.4 \ 4.6 \ 16.6 \ 18.4 \ ns \ V_{C(B)} = 1.4 \ V to 1.6 \ V \ 5.3 \ 10.2 \ 15.4 \ 4.6 \ 16.6 \ 18.4 \ ns \ V_{C(B)} = 1.4 \ V to 1.6 \ V \ 5.3 \ 10.2 \ 15.4 \ 4.6 \ 16.6 \ 18.4 \ ns \ V_{C(B)} = 3.0 \ V to 3.6 \ V \ 4.4 \ 7.6 \ 10.8 \ 3.8 \ 11.4 \ 12.5 \ ns \ V_{C(B)} = 3.0 \ V to 3.6 \ V \ 4.4 \ 7.6 \ 10.8 \ 3.8 \ 11.4 \ 12.5 \ ns \ V_{C(B)} = 3.0 \ V to 3.6 \ V \ 4.4 \ 7.6 \ 10.8 \ 3.8 \ 11.4 \ 12.5 \ ns \ V_{C(B)} = 1.4 \ V to 1.6 \ V \ 2.7 \ 10.0 \ 15.8 \ 2.5 \ 17.0 \ 18.7 \ ns \ V_{C(B)} = 1.4 \ V to 1.6 \ V \ 2.7 \ 15.3 \ 2.8 \ 2.4 \ 2.9 \ 3.19 \ ns \ V_{C(B)} = 1.4 \ V to 1.6 \ V \ 2.7 \ 15.3 \ 2.8 \ 2.4 \ 2.9 \ 3.19 \ ns \ V_{C(B)} = 1.4 \ V to 1.6 \ V \ 2.7 \ 10.0 \ 15.8 \ 2.5 \ 17.0 \ 18.7 \ ns \ V_{C(B)} = 1.4 \ V to 1.6 \ V \ 2.7 \ 10.0 \ 15.8 \ 2.5 \ 17.0 \ 18.7 \ ns \ V_{C(B)} = 1.4 \ V to 1.6 \ V \ 2.7 \ 1.6 \ 1.8 \ 2.5 \ 17.0 \ 18.7 \ ns \ V_{C(B)} = 1.4 \ V to 1.6 \ V \ 2.7 \ 1.6 \ 1.8 \ 2.5 \ 1.7 \ 1.8 \ 1.8 \ 1.8 \ 1.8 \ 1.8 \ 1.4 \ 1.8 \ 1.8 \ 1.4 \ 1.8 \ 1.4 \ 1.8 \ 1.4 \ 1.8 \ 1.4 \ 1.8 \ 1.4 \ 1.8 \ 1.4 \ 1.8 \ 1.4 \ 1.8 \ 1.4 \ 1.4 \ 1.8 \ 1.4 \ 1.8 \ 1.4 \ 1.8 \ 1.4 \ 1.8 \ 1.4 \ 1.8 \ 1.4 \ 1.8 \ 1.4 \ 1.8 \ 1.4 \ 1.8 \ 1.4 \ 1.8 \ 1.4 \ 1.8 \ 1.4 \ 1.8 \ 1.4 \ 1.8 \ 1.4 \ 1.8 \ 1.4 \ 1.8 \ 1.4 \ 1.8 \ 1.4 \ 1.8 \ 1.4 \ 1.8 \ 1.4 \ 1.8 \ 1.4 \ 1.8 \ 1.4 \ 1.4 \ 1.4 \ 1.4 \ 1.4 \ 1.4 \ 1.4 \ 1.4 \ 1.4 \ 1.4 \ 1.4 \ 1.4 \ 1.4 \ 1.4 \ 1.4 \ 1.4 \ 1.4 \$			V _{CC(B)} = 1.1 V to 1.3 V		3.2	6.5	9.9	3.1	10.2	11.3	ns
			V _{CC(B)} = 1.4 V to 1.6 V		3.5	6.5	10.0	3.2	10.2	11.3	ns
$ I_{CC(B)} = 3.0 \ Vio 3.6 \ V$ $ S.6 \ 6.5 \ 10.1 \ 3.2 \ 10.3 \ 11.4 \ ns$ $ DIR to B; see Figure 7 \ 9 \ V_{CC(B)} = 1.1 \ Vto 1.3 \ V$ $ S.6 \ 6.4 \ 14.3 \ 2.3.5 \ 5.8 \ 24.8 \ 27.4 \ ns$ $ V_{CC(B)} = 1.1 \ Vto 1.3 \ V$ $ S.2 \ 9.2 \ 13.6 \ 4.7 \ 14.7 \ 16.2 \ ns$ $ V_{CC(B)} = 1.4 \ Vto 1.6 \ V$ $ S.2 \ 9.2 \ 13.6 \ 4.7 \ 14.7 \ 16.2 \ ns$ $ V_{CC(B)} = 2.3 \ Vto 3.6 \ V$ $ 4.4 \ 7.6 \ 10.8 \ 3.8 \ 11.4 \ 12.5 \ ns$ $ S.6 \ 7.6 \ 10.8 \ 3.8 \ 11.4 \ 12.5 \ ns$ $ S.6 \ 7.6 \ 10.8 \ 3.8 \ 11.4 \ 12.5 \ ns$ $ S.6 \ 7.6 \ 10.8 \ 3.8 \ 11.4 \ 12.5 \ ns$ $ S.6 \ 7.6 \ 10.8 \ 3.8 \ 11.4 \ 12.5 \ ns$ $ S.6 \ 7.6 \ 10.8 \ 3.8 \ 11.4 \ 12.5 \ ns$ $ S.6 \ 7.6 \ 10.8 \ 3.8 \ 11.4 \ 12.5 \ ns$ $ S.6 \ 7.6 \ 10.8 \ 3.8 \ 11.4 \ 12.5 \ ns$ $ S.6 \ 7.6 \ 10.8 \ 3.8 \ 11.4 \ 12.5 \ ns$ $ S.6 \ 7.6 \ 10.8 \ 3.8 \ 11.4 \ 12.5 \ ns$ $ S.6 \ 7.6 \ 10.8 \ 3.8 \ 11.4 \ 12.5 \ ns$ $ S.6 \ 7.6 \ 10.8 \ 3.8 \ 11.4 \ 12.5 \ ns$ $ S.6 \ 7.6 \ 10.8 \ 3.8 \ 11.4 \ 12.5 \ ns$ $ S.6 \ 7.6 \ 10.8 \ 3.8 \ 11.4 \ 12.5 \ ns$ $ S.6 \ 7.6 \ 10.8 \ 3.8 \ 11.4 \ 12.5 \ ns$ $ S.6 \ 7.6 \ 10.8 \ 3.8 \ 11.4 \ 12.5 \ ns$ $ S.6 \ 7.6 \ 10.8 \ 3.8 \ 11.4 \ 12.5 \ ns$ $ S.6 \ 7.6 \ 10.8 \ 3.8 \ 11.4 \ 12.5 \ ns$ $ S.6 \ 7.6 \ 10.8 \ 3.8 \ 11.4 \ 12.5 \ 13.0 \ 14.4 \ ns$ $ S.6 \ 7.6 \ 10.8 \ 3.8 \ 11.4 \ 12.5 \ 13.0 \ 14.4 \ ns$ $ S.6 \ 7.6 \ 10.8 \ 3.8 \ 11.4 \ 12.5 \ 13.0 \ 14.4 \ ns$ $ S.6 \ 7.6 \ 10.8 \ 3.8 \ 11.4 \ 12.5 \ 13.0 \ 14.4 \ ns$ $ S.6 \ 7.6 \ 10.8 \ 1.8 \ 1.4 \ 10.4 \ ns$ $ S.6 \ 7.6 \ 10.8 \ 1.8 \ 1.4 \ 1.8 \ 1.4 \ $			$V_{CC(B)} = 1.65 \text{ V to } 1.95 \text{ V}$		3.7	6.5	9.8	3.5	10.1	11.1	ns
$ \begin{array}{ c c c c c c } \mbox{Dirac} $ $ $ $ $ $ $ $ $ $ $ $ $ $ $ $ $ $ $$			$V_{CC(B)} = 2.3 \text{ V to } 2.7 \text{ V}$		3.2	6.5	10.1	3.1	10.2	11.3	ns
			$V_{CC(B)} = 3.0 \text{ V to } 3.6 \text{ V}$		3.6	6.5	10.1	3.2	10.3	11.4	ns
$ I_{\text{CC(B)}} = 1.4 \ V \ to \ 1.6 \ V \\ S.3 \ 10.2 \ 15.4 \ 4.6 \ 16.6 \ 18.4 \ ns \\ I_{\text{CC(B)}} = 1.65 \ V \ to \ 1.95 \ V \\ S.2 \ 9.2 \ 13.6 \ 4.7 \ 14.7 \ 16.2 \ ns \\ V_{\text{CC(B)}} = 2.3 \ V \ to \ 2.7 \ V \ 3.6 \ 7.1 \ 10.1 \ 3.2 \ 11.0 \ 12.1 \ ns \\ V_{\text{CC(B)}} = 3.0 \ V \ to \ 3.6 \ V \ 4.4 \ 7.6 \ 10.8 \ 3.8 \ 11.4 \ 12.5 \ ns \\ V_{\text{CC(B)}} = 1.4 \ V \ to \ 1.6 \ V \ 4.4 \ 7.6 \ 10.8 \ 3.8 \ 11.4 \ 12.5 \ ns \\ V_{\text{CC(B)}} = 1.4 \ V \ to \ 1.6 \ V \ 4.4 \ 7.6 \ 10.8 \ 3.8 \ 11.4 \ 12.5 \ ns \\ V_{\text{CC(B)}} = 1.4 \ V \ to \ 1.6 \ V \ 4.4 \ 7.6 \ 10.8 \ 3.8 \ 11.4 \ 12.5 \ ns \\ V_{\text{CC(B)}} = 1.4 \ V \ to \ 1.6 \ V \ 2.7 \ 15.3 \ 2.8.3 \ 2.4 \ 2.0 \ 31.9 \ ns \\ V_{\text{CC(B)}} = 1.4 \ V \ to \ 1.6 \ V \ 2.7 \ 15.3 \ 2.8.3 \ 2.4 \ 2.0 \ 31.9 \ ns \\ V_{\text{CC(B)}} = 1.4 \ V \ 1.6 \ V \ 2.7 \ 10.0 \ 15.8 \ 2.5 \ 17.0 \ 18.7 \ ns \\ V_{\text{CC(B)}} = 1.4 \ V \ 1.6 \ V \ 2.7 \ 10.0 \ 15.8 \ 2.5 \ 13.0 \ 14.4 \ ns \\ V_{\text{CC(B)}} = 2.3 \ V \ 0.2 \ V \ 2.4 \ 6.0 \ 8.6 \ 2.2 \ 9.4 \ 10.4 \ ns \\ V_{\text{CC(B)}} = 3.0 \ V \ 0.3 \ V \ 2.4 \ 6.0 \ 8.6 \ 2.2 \ 9.4 \ 10.4 \ ns \\ V_{\text{CC(B)}} = 1.4 \ V \ 0.16 \ V \ 2.7 \ 4.7 \ 6.5 \ 2.4 \ 6.9 \ 7.6 \ ns \\ V_{\text{CC(B)}} = 1.4 \ V \ 0.16 \ V \ 2.7 \ 4.7 \ 6.5 \ 2.4 \ 6.9 \ 7.6 \ ns \\ V_{\text{CC(B)}} = 1.4 \ V \ 0.16 \ V \ 2.7 \ 4.7 \ 6.5 \ 2.4 \ 6.9 \ 7.6 \ ns \\ V_{\text{CC(B)}} = 1.4 \ V \ 0.16 \ V \ 2.7 \ 4.7 \ 6.5 \ 2.4 \ 6.9 \ 7.6 \ ns \\ V_{\text{CC(B)}} = 1.4 \ V \ 0.16 \ V \ 2.7 \ 4.7 \ 6.5 \ 2.4 \ 6.9 \ 7.6 \ ns \\ V_{\text{CC(B)}} = 1.4 \ V \ 0.16 \ V \ 2.7 \ 4.7 \ 6.5 \ 2.4 \ 6.9 \ 7.6 \ ns \ V_{\text{CC(B)}} = 1.4 \ V \ 0.16 \ V \ 2.7 \ 4.7 \ 6.5 \ 2.4 \ 6.9 \ 7.6 \ ns \ V_{\text{CC(B)}} = 1.4 \ V \ 0.16 \ V \ 2.7 \ 4.7 \ 6.5 \ 2.4 \ 6.9 \ 7.6 \ ns \ V_{\text{CC(B)}} = 1.4 \ V \ 0.16 \ V \ 0.6 \ $			DIR to B; see Figure 7	[3]							
			$V_{CC(B)} = 1.1 \text{ V to } 1.3 \text{ V}$		6.4	14.3	23.5	5.8	24.8	27.4	ns
$ \frac{\left \begin{array}{c} V_{CC(B)} = 2.3 \ V \ 0.2.7 \ V \\ V_{CC(B)} = 3.0 \ V \ 10.3 \ 6 \ V \\ V_{CC(B)} = 3.0 \ V \ 10.3 \ 6 \ V \\ V_{CC(B)} = 3.0 \ V \ 10.3 \ 6 \ V \\ V_{CC(B)} = 1.4 \ V \ 10.1 \ 0 \ V \\ V_{CC(B)} = 1.1 \ V \ 10.1 \ V \\ V_{$			$V_{CC(B)} = 1.4 \text{ V to } 1.6 \text{ V}$		5.3	10.2	15.4	4.6	16.6	18.4	ns
$ \begin{array}{ c c c c c c c c c c c c c c c c c c c$			$V_{CC(B)} = 1.65 \text{ V to } 1.95 \text{ V}$		5.2	9.2	13.6	4.7	14.7	16.2	ns
$ \begin{array}{c c c c c c c c c c c c c c c c c c c $			$V_{CC(B)} = 2.3 \text{ V to } 2.7 \text{ V}$		3.6	7.1	10.1	3.2	11.0	12.1	ns
tpd propagation delay A to B or B to A; see Figure 6 [2] V _{CC(B)} = 1.1 V to 1.3 V 2.7 15.3 2.8.3 2.4 29.0 31.9 ns V _{CC(B)} = 1.4 V to 1.6 V 2.7 10.0 15.8 2.5 17.0 18.7 ns V _{CC(B)} = 1.65 V to 1.95 V 2.8 7.9 11.8 2.5 13.0 14.4 ns V _{CC(B)} = 2.3 V to 2.7 V 2.4 6.0 8.6 2.2 9.4 10.4 ns V _{CC(B)} = 3.0 V to 3.6 V 2.4 5.2 7.4 2.1 8.0 8.9 ns tdis Bisable time DIR to A; see Figure 7 13 V 1.4 1.6 1.6 1.7 6.5 2.4 6.9 7.6 ns V _{CC(B)} = 1.1 V to 1.3 V 2.5 4.7 6.5 2.4 6.9 7.6 ns V _{CC(B)} = 1.4 V to 1.6 V 2.7 4.7 6.5 2.4 6.9 7.6 ns V _{CC(B)} = 1.65 V to 1.95 V 2.9 4.7<			$V_{CC(B)} = 3.0 \text{ V to } 3.6 \text{ V}$		4.4	7.6	10.8	3.8	11.4	12.5	ns
$ \frac{1}{100} Proof of the form of the f$	C _L = 10 p	oF; V _{CC(A)} = 1.4 V to	o 1.6 V								
$ \begin{tabular}{ c c c c c c } \hline V_{CC(B)} = 1.4 \ V \ to 1.6 \ V & 2.7 & 10.0 & 15.8 & 2.5 & 17.0 & 18.7 & ns \\ \hline V_{CC(B)} = 1.65 \ V \ to 1.95 \ V & 2.8 & 7.9 & 11.8 & 2.5 & 13.0 & 14.4 & ns \\ \hline V_{CC(B)} = 2.3 \ V \ to 2.7 \ V & 2.4 & 6.0 & 8.6 & 2.2 & 9.4 & 10.4 & ns \\ \hline V_{CC(B)} = 3.0 \ V \ to 3.6 \ V & 2.4 & 5.2 & 7.4 & 2.1 & 8.0 & 8.9 & ns \\ \hline V_{CC(B)} = 3.0 \ V \ to 3.6 \ V & 2.4 & 5.2 & 7.4 & 2.1 & 8.0 & 8.9 & ns \\ \hline V_{CC(B)} = 1.1 \ V \ to 1.3 \ V & 2.5 & 4.7 & 6.4 & 2.3 & 6.8 & 7.6 & ns \\ \hline V_{CC(B)} = 1.4 \ V \ to 1.6 \ V & 2.7 & 4.7 & 6.5 & 2.4 & 6.9 & 7.6 & ns \\ \hline V_{CC(B)} = 1.65 \ V \ to 1.95 \ V & 2.9 & 4.7 & 6.5 & 2.6 & 6.9 & 7.6 & ns \\ \hline V_{CC(B)} = 3.0 \ V \ to 3.6 \ V & 2.8 & 4.7 & 6.6 & 2.4 & 6.9 & 7.7 & ns \\ \hline DIR \ to \ B; \ see \ Figure \ 7 & [3] \\ \hline V_{CC(B)} = 1.1 \ V \ to 1.3 \ V & 2.5 & 4.7 & 6.6 & 2.4 & 6.9 & 7.7 & ns \\ \hline DIR \ to \ B; \ see \ Figure \ 7 & [3] \\ \hline V_{CC(B)} = 1.1 \ V \ to 1.3 \ V & 2.6 & 1.13.7 & 22.4 & 5.6 & 23.8 & 26.3 & ns \\ \hline V_{CC(B)} = 1.4 \ V \ to 1.6 \ V & 5.0 & 9.6 & 14.2 & 4.3 & 15.5 & 17.1 & ns \\ \hline V_{CC(B)} = 1.4 \ V \ to 1.6 \ V & 5.0 & 9.6 & 14.2 & 4.3 & 15.5 & 17.1 & ns \\ \hline V_{CC(B)} = 1.65 \ V \ to 1.95 \ V & 4.9 & 8.5 & 12.3 & 4.4 & 13.4 & 14.8 & ns \\ \hline V_{CC(B)} = 3.0 \ V \ to 3.6 \ V & 4.1 & 6.7 & 9.1 & 3.5 & 9.7 & 10.8 & ns \\ \hline V_{CC(B)} = 1.1 \ V \ to 1.3 \ V & 2.6 \ 15.0 \ \ 27.8 \ \ 2.3 \ \ 31.2 \ \ ns \\ \hline V_{CC(B)} = 1.4 \ V \ to 1.6 \ V & 2.6 \ \ 9.7 \ \ 15.2 \ \ 2.3 \ \ 16.5 \ \ 18.2 \ \ ns \\ \hline V_{CC(B)} = 1.4 \ V \ 1.6 \ V \ \ 2.6 \ \ 9.7 \ \ 15.2 \ \ 2.3 \ \ 16.5 \ \ 18.2 \ \ ns \\ \hline V_{CC(B)} = 1.4 \ V \ 1.6 \ V \ \ 2.6 \ \ 9.7 \ \ 15.2 \ \ 2.3 \ \ 16.5 \ \ 18.2 \ \ ns \\ \hline V_{CC(B)} = 1.4 \ V \ 1.6 \ V \ \ 1.6 \ V \ \ 1.6 \ \ \ 1.6 $	t _{pd}	propagation delay	A to B or B to A; see Figure 6	[2]							
$ \frac{ \bigvee_{CC(B)} = 1.65 \lor to 1.95 \lor}{ \bigvee_{CC(B)} = 2.3 \lor to 2.7 \lor}{ 2.4 } 6.0 \\ 2.4 \\ 6.0 \\ 8.6 \\ 2.2 \\ 9.4 \\ 10.4 \\$			$V_{CC(B)} = 1.1 \text{ V to } 1.3 \text{ V}$		2.7	15.3	28.3	2.4	29.0	31.9	ns
$ \frac{V_{CC(B)} = 2.3 \ V \ to $ 2.7 \ V $ 2.4 $ 6.0 $ 8.6 $ 2.2 $ 9.4 $ 10.4 $ ns$ \\ V_{CC(B)} = 3.0 \ V \ to $ 3.6 \ V $ 2.4 $ 5.2 $ 7.4 $ 2.1 $ 8.0 $ 8.9 $ ns$ \\ \hline V_{CC(B)} = 3.0 \ V \ to $ 3.6 \ V $ 2.5 $ 4.7 $ 6.4 $ 2.3 $ 6.8 $ 7.6 $ ns$ \\ V_{CC(B)} = 1.1 \ V \ to $ 1.3 \ V $ 2.5 $ 4.7 $ 6.5 $ 2.4 $ 6.9 $ 7.6 $ ns$ \\ V_{CC(B)} = 1.4 \ V \ to $ 1.6 \ V $ 2.7 $ 4.7 $ 6.5 $ 2.4 $ 6.9 $ 7.6 $ ns$ \\ V_{CC(B)} = 1.65 \ V \ to $ 1.95 \ V $ 2.9 $ 4.7 $ 6.5 $ 2.4 $ 6.9 $ 7.6 $ ns$ \\ V_{CC(B)} = 2.3 \ V \ to $ 2.7 \ V $ 2.5 $ 4.7 $ 6.5 $ 2.3 $ 6.9 $ 7.6 $ ns$ \\ V_{CC(B)} = 2.3 \ V \ to $ 2.7 \ V $ 2.5 $ 4.7 $ 6.5 $ 2.3 $ 6.9 $ 7.6 $ ns$ \\ V_{CC(B)} = 3.0 \ V \ to $ 3.6 \ V $ 2.8 $ 4.7 $ 6.5 $ 2.3 $ 6.9 $ 7.7 $ $ ns$ \\ V_{CC(B)} = 3.0 \ V \ to $ 3.6 \ V $ 2.8 $ 4.7 $ 6.6 $ 2.4 $ 6.9 $ 7.7 $ $ ns$ \\ \hline V_{CC(B)} = 1.1 \ V \ to $ 1.3 \ V $ 2.5 $ 4.7 $ 6.5 $ 2.3 $ 6.9 $ 7.7 $ $ ns$ \\ \hline V_{CC(B)} = 1.1 \ V \ to $ 1.3 \ V $ 2.5 $ 4.7 $ 6.5 $ 2.3 $ 6.9 $ 7.7 $ $ ns$ \\ \hline V_{CC(B)} = 1.1 \ V \ to $ 1.3 \ V $ 2.6 $ 1.1 \ 3.7 $ 22.4 $ 5.6 $ 2.3 $ $ 2.8 $ $ 1.2 $ $ 1.1 $ $ ns$ \\ \hline V_{CC(B)} = 1.4 \ V \ to $ 1.6 \ V $ 5.0 $ 9.6 $ 14.2 $ 4.3 $ 15.5 $ 17.1 $ $ ns$ \\ \hline V_{CC(B)} = 1.6 \ V \ to $ 1.95 \ V $ 4.9 $ $ 8.5 $ 12.3 $ $ 4.4 $ $ 13.4 $ 14.8 $ $ ns$ \\ \hline V_{CC(B)} = 3.0 \ V \ to $ 3.6 \ V $ 4.1 $ 6.7 $ $ 9.1 $ 3.5 $ 9.7 $ $ 10.8 $ $ ns$ \\ \hline V_{CC(B)} = 3.0 \ V \ to $ 3.6 \ V $ 4.1 $ 6.7 $ $ 9.1 $ 3.5 $ 9.7 $ $ 10.8 $ $ ns$ \\ \hline V_{CC(B)} = 1.1 \ V \ to $ 1.3 \ V $ 2.6 $ $ 15.0 $ $ 7.8 $ $ 2.3 $ $ 2.8 $ $ 3.12 $ $ ns$ \\ \hline V_{CC(B)} = 1.1 \ V \ to $ 1.3 \ V $ 2.6 $ $ 15.0 $ $ 2.8 $ $ 2.3 $ $ 2.8 $ $ 3.12 $ $ $ ns$ \\ \hline V_{CC(B)} = 1.1 \ V \ to $ 1.3 \ V $ 2.6 $ $ 9.7 $ $ 15.2 $ $ 2.3 $ $ 16.5 $ $ 18.2 $ $ ns$ \\ \hline V_{CC(B)} = 1.4 \ V \ to $ 1.6 \ V $ 2.6 $ $ 9.7 $ $ 15.2 $ $ 2.3 $ $ 16.5 $ $ 18.2 $ $ $ ns$ \\ \hline V_{CC(B)} = 1.4 \ V \ to $ 1.95 \ V $ 2.6 $ $ 9.7 $ $ 15.2 $ $ 2.3 $ $ 16.5 $ $ 18.2 $ $ ns$ \\ \hline V_{CC(B)} = 1.4 \ V \ to $ 1.95 \ V $ 2.5 $ $ 1.12 $ $ 2.3 $ $ 16.5 $ $ 18.2 $ $ $ ns$ $ $ V_{CC(B)} = 2.3 \ V \ to $ 1.95 \ V $$			$V_{CC(B)} = 1.4 \text{ V to } 1.6 \text{ V}$		2.7	10.0	15.8	2.5	17.0	18.7	ns
$ \frac{1}{V_{CC(B)} = 3.0 \ V \ to 3.6 \ V} 2.4 5.2 7.4 2.1 8.0 8.9 ns \\ N_{CC(B)} = 1.0 \ V \ to 3.6 \ V \ C_2 \ C_$			$V_{CC(B)} = 1.65 \text{ V to } 1.95 \text{ V}$		2.8	7.9	11.8	2.5	13.0	14.4	ns
			$V_{CC(B)}$ = 2.3 V to 2.7 V		2.4	6.0	8.6	2.2	9.4	10.4	ns
Normalization V _{CC(B)} = 1.1 V to 1.3 V 2.5 4.7 6.4 2.3 6.8 7.6 ns V _{CC(B)} = 1.4 V to 1.6 V 2.7 4.7 6.5 2.4 6.9 7.6 ns V _{CC(B)} = 1.65 V to 1.95 V 2.9 4.7 6.5 2.6 6.9 7.6 ns V _{CC(B)} = 2.3 V to 2.7 V 2.5 4.7 6.5 2.3 6.9 7.6 ns V _{CC(B)} = 3.0 V to 3.6 V 2.8 4.7 6.6 2.4 6.9 7.7 ns DIR to B; see Figure 7 [3]			$V_{CC(B)} = 3.0 \text{ V to } 3.6 \text{ V}$		2.4	5.2	7.4	2.1	8.0	8.9	ns
$ \frac{1}{V_{CC(B)} = 1.4 \text{ V to } 1.6 \text{ V}}{V_{CC(B)} = 1.65 \text{ V to } 1.95 \text{ V}} 2.9 4.7 6.5 2.4 6.9 7.6 ns}{V_{CC(B)} = 2.3 \text{ V to } 2.7 V 2.9 4.7 6.5 2.3 6.9 7.6 ns}{V_{CC(B)} = 2.3 \text{ V to } 2.7 V 2.5 4.7 6.5 2.3 6.9 7.6 ns}{V_{CC(B)} = 3.0 \text{ V to } 3.6 \text{ V}} 2.8 4.7 6.6 2.4 6.9 7.7 ns}{V_{CC(B)} = 3.0 \text{ V to } 3.6 \text{ V}} 2.8 4.7 6.6 2.4 6.9 7.7 ns}{DIR to B; see Figure 7 3} $	t _{dis}	disable time	DIR to A; see Figure 7	[3]							
$ \begin{array}{ c c c c c c c c c } \hline V_{CC(B)} = 1.65 \ V \ to \ 1.95 \ V & 2.9 & 4.7 & 6.5 & 2.6 & 6.9 & 7.6 & ns \\ \hline V_{CC(B)} = 2.3 \ V \ to \ 2.7 \ V & 2.5 & 4.7 & 6.5 & 2.3 & 6.9 & 7.6 & ns \\ \hline V_{CC(B)} = 3.0 \ V \ to \ 3.6 \ V & 2.8 & 4.7 & 6.6 & 2.4 & 6.9 & 7.7 & ns \\ \hline DIR \ to \ B; \ see \ Figure \ 7 & [3] & & & & & & & & & & & & & & & & & & &$			$V_{CC(B)} = 1.1 \text{ V to } 1.3 \text{ V}$		2.5	4.7	6.4	2.3	6.8	7.6	ns
$ \begin{array}{ c c c c c c c c } \hline V_{CC(B)} = 2.3 \ V \ to \ 2.7 \ V & 2.5 & 4.7 & 6.5 & 2.3 & 6.9 & 7.6 & ns \\ \hline V_{CC(B)} = 3.0 \ V \ to \ 3.6 \ V & 2.8 & 4.7 & 6.6 & 2.4 & 6.9 & 7.7 & ns \\ \hline V_{CC(B)} = 3.0 \ V \ to \ 3.6 \ V & 2.8 & 4.7 & 6.6 & 2.4 & 6.9 & 7.7 & ns \\ \hline DIR \ to \ B; see \ Figure \ 7 & \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \$			$V_{CC(B)} = 1.4 \text{ V to } 1.6 \text{ V}$		2.7	4.7	6.5	2.4	6.9	7.6	ns
$ \begin{array}{c c c c c c c c c c c c c c c c c c c $			$V_{CC(B)} = 1.65 \text{ V to } 1.95 \text{ V}$		2.9	4.7	6.5	2.6	6.9	7.6	ns
$ \begin{array}{c c c c c c c } $ \text{DIR to B; see Figure 7} & 3 \\ \hline V_{CC(B)} = 1.1 \ V \ to \ 1.3 \ V_{CC(B)} = 1.1 \ V \ to \ 1.3 \ V_{CC(B)} = 1.4 \ V \ to \ 1.6 \ V & 5.0 & 9.6 & 14.2 & 4.3 & 15.5 & 17.1 & ns \\ \hline V_{CC(B)} = 1.65 \ V \ to \ 1.95 \ V & 4.9 & 8.5 & 12.3 & 4.4 & 13.4 & 14.8 & ns \\ \hline V_{CC(B)} = 2.3 \ V \ to \ 2.7 \ V & 3.3 & 6.4 & 8.7 & 3.0 & 9.6 & 10.6 & ns \\ \hline V_{CC(B)} = 3.0 \ V \ to \ 3.6 \ V & 4.1 & 6.7 & 9.1 & 3.5 & 9.7 & 10.8 & ns \\ \hline V_{CC(B)} = 3.0 \ V \ to \ 3.6 \ V & 4.1 & 6.7 & 9.1 & 3.5 & 9.7 & 10.8 & ns \\ \hline V_{CC(B)} = 3.0 \ V \ to \ 3.6 \ V & 4.1 & 6.7 & 9.1 & 3.5 & 9.7 & 10.8 & ns \\ \hline V_{CC(B)} = 1.65 \ V \ to \ 3.6 \ V & 4.1 & 6.7 & 9.1 & 3.5 & 9.7 & 10.8 & ns \\ \hline V_{CC(B)} = 1.1 \ V \ to \ 3.0 \ V \ C_{C}(B) = 1.1 \ V \ to \ 1.3 \ V \ C_{C}(B) = 1.65 \ V \ to \ 1.95 \ V \ C_{C}(B) = 1.65 \ V \ to \ 1.95 \ V \ C_{C}(B) = 1.65 \ V \ to \ 1.95 \ V \ C_{C}(B) = 1.65 \ V \ to \ 1.95 \ V \ C_{C}(B) = 2.3 \ V \ to \ 2.6 \ V \ C_{C}(B) = 2.3 \ V \ C_{C}(B) = 1.65 \ V \ to \ 1.95 \ V \ C_{C}(B) = 2.3 \ V \ to \ 2.6 \ V \ C_{C}(B) = 2.3 \ V \ C_{C}(B) = 1.65 \ V \ C_{C}(B) = 2.3 \ V \ C_{C}(B) = 2.3 \ V \ C_{C}(B) \ C_{C}(B) = 2.3 \ V \ C_{C}(B) \ C_{C}($			$V_{CC(B)} = 2.3 \text{ V to } 2.7 \text{ V}$		2.5	4.7	6.5	2.3	6.9	7.6	ns
$ \begin{tabular}{ c c c c c c c c c c c c c c c c c c c$			$V_{CC(B)} = 3.0 \text{ V to } 3.6 \text{ V}$		2.8	4.7	6.6	2.4	6.9	7.7	ns
$ \begin{array}{ c c c c c c } \hline V_{CC(B)} = 1.4 \ V \ to \ 1.6 \ V & 5.0 & 9.6 & 14.2 & 4.3 & 15.5 & 17.1 & ns \\ \hline V_{CC(B)} = 1.65 \ V \ to \ 1.95 \ V & 4.9 & 8.5 & 12.3 & 4.4 & 13.4 & 14.8 & ns \\ \hline V_{CC(B)} = 2.3 \ V \ to \ 2.7 \ V & 3.3 & 6.4 & 8.7 & 3.0 & 9.6 & 10.6 & ns \\ \hline V_{CC(B)} = 3.0 \ V \ to \ 3.6 \ V & 4.1 & 6.7 & 9.1 & 3.5 & 9.7 & 10.8 & ns \\ \hline V_{CC(B)} = 3.0 \ V \ to \ 3.6 \ V & 4.1 & 6.7 & 9.1 & 3.5 & 9.7 & 10.8 & ns \\ \hline V_{CC(B)} = 1.65 \ V \ to \ 1.95 \ V & 2.6 & 15.0 & 27.8 & 2.3 & 28.3 & 31.2 & ns \\ \hline V_{CC(B)} = 1.4 \ V \ to \ 1.95 \ V & 2.6 & 9.7 & 15.2 & 2.3 & 16.5 & 18.2 & ns \\ \hline V_{CC(B)} = 1.65 \ V \ to \ 1.95 \ V & 2.7 \ 7.5 & 11.2 & 2.3 & 12.4 & 13.7 & ns \\ \hline V_{CC(B)} = 2.3 \ V \ to \ 2.7 \ V & 2.3 & 5.6 \ 7.9 \ 2.0 & 8.8 & 9.7 & ns \\ \hline \end{array} $			DIR to B; see Figure 7	[3]							
$ \begin{array}{c ccccccccccccccccccccccccccccccccccc$			$V_{CC(B)} = 1.1 \text{ V to } 1.3 \text{ V}$		6.1	13.7	22.4	5.6	23.8	26.3	ns
$ \begin{array}{ c c c c c c c c c c c c c c c c c c c$			$V_{CC(B)} = 1.4 \text{ V to } 1.6 \text{ V}$		5.0	9.6	14.2	4.3	15.5	17.1	ns
$\begin{array}{c c} V_{CC(B)} = 3.0 \ V \ to \ 3.6 \ V & 4.1 & 6.7 & 9.1 & 3.5 & 9.7 & 10.8 \ \ ns \\ \hline C_L = 10 \ pF; \ V_{CC(A)} = 1.65 \ V \ to \ 1.95 \ V \\ \hline t_{pd} \end{array} \begin{array}{c c} A \ to \ B \ or \ B \ to \ A; \ see \ Figure \ 6 & \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \$			$V_{CC(B)} = 1.65 \text{ V to } 1.95 \text{ V}$		4.9	8.5	12.3	4.4	13.4	14.8	ns
$\begin{array}{c c} \textbf{C_L = 10 pF; V_{CC(A)} = 1.65 V to 1.95 V} \\ \hline \textbf{t}_{pd} & \textbf{propagation delay} & \textbf{A to B or B to A; see Figure 6} & \hline \texttt{I2} \\ \hline V_{CC(B)} = 1.1 V to 1.3 V & 2.6 & 15.0 & 27.8 & 2.3 & 28.3 & 31.2 & ns \\ \hline V_{CC(B)} = 1.4 V to 1.6 V & 2.6 & 9.7 & 15.2 & 2.3 & 16.5 & 18.2 & ns \\ \hline V_{CC(B)} = 1.65 V to 1.95 V & 2.7 & 7.5 & 11.2 & 2.3 & 12.4 & 13.7 & ns \\ \hline V_{CC(B)} = 2.3 V to 2.7 V & 2.3 & 5.6 & 7.9 & 2.0 & 8.8 & 9.7 & ns \end{array}$			$V_{CC(B)}$ = 2.3 V to 2.7 V		3.3	6.4	8.7	3.0	9.6	10.6	ns
$ \begin{array}{c c c c c c c c c c c c c c c c c c c $			$V_{CC(B)} = 3.0 \text{ V to } 3.6 \text{ V}$		4.1	6.7	9.1	3.5	9.7	10.8	ns
$V_{CC(B)} = 1.1 \text{ V to } 1.3 \text{ V} \qquad 2.6 15.0 27.8 2.3 28.3 31.2 \text{ns} \\ V_{CC(B)} = 1.4 \text{ V to } 1.6 \text{ V} \qquad 2.6 9.7 15.2 2.3 16.5 18.2 \text{ns} \\ V_{CC(B)} = 1.65 \text{ V to } 1.95 \text{ V} \qquad 2.7 7.5 11.2 2.3 12.4 13.7 \text{ns} \\ V_{CC(B)} = 2.3 \text{ V to } 2.7 \text{ V} \qquad 2.3 5.6 7.9 2.0 8.8 9.7 \text{ns} \end{cases}$	C _L = 10 p	oF; V _{CC(A)} = 1.65 V	to 1.95 V								
$V_{CC(B)} = 1.4 \text{ V to } 1.6 \text{ V}$ 2.69.715.22.316.518.2ns $V_{CC(B)} = 1.65 \text{ V to } 1.95 \text{ V}$ 2.77.511.22.312.413.7ns $V_{CC(B)} = 2.3 \text{ V to } 2.7 \text{ V}$ 2.35.67.92.08.89.7ns	t _{pd}	propagation delay	A to B or B to A; see Figure 6	[2]							
$V_{CC(B)} = 1.65$ V to 1.95 V2.77.511.22.312.413.7ns $V_{CC(B)} = 2.3$ V to 2.7 V2.35.67.92.08.89.7ns			$V_{CC(B)} = 1.1 \text{ V to } 1.3 \text{ V}$		2.6	15.0	27.8	2.3	28.3	31.2	ns
V _{CC(B)} = 2.3 V to 2.7 V 2.3 5.6 7.9 2.0 8.8 9.7 ns			$V_{CC(B)} = 1.4 \text{ V to } 1.6 \text{ V}$		2.6	9.7	15.2	2.3	16.5	18.2	ns
			$V_{CC(B)}$ = 1.65 V to 1.95 V		2.7	7.5	11.2	2.3	12.4	13.7	ns
$V_{CC(B)} = 3.0 \text{ V to } 3.6 \text{ V}$ 2.3 4.8 6.7 1.9 7.4 8.2 ns			$V_{CC(B)}$ = 2.3 V to 2.7 V		2.3	5.6	7.9	2.0	8.8	9.7	ns
			$V_{CC(B)} = 3.0 \text{ V to } 3.6 \text{ V}$		2.3	4.8	6.7	1.9	7.4	8.2	ns

Table 8. Dynamic characteristics ...continued

Voltages are referenced to GND (ground = 0 V); for test circuit see Figure 8.

Low-power dual supply translating transceiver; 3-state

Symbol	Parameter	Conditions			25 °C		-4	0 °C to +′	25 °C	Unit
				Min	Typ[1]	Max	Min	Max (85 °C)	Max (125 °C)	
t _{dis}	disable time	DIR to A; see Figure 7	[3]							•
		$V_{CC(B)} = 1.1 \text{ V to } 1.3 \text{ V}$		2.5	4.6	6.2	2.4	6.6	7.3	ns
		$V_{CC(B)} = 1.4 \text{ V to } 1.6 \text{ V}$		2.7	4.6	6.3	2.5	6.7	7.4	ns
		$V_{CC(B)}$ = 1.65 V to 1.95 V		2.9	4.6	6.3	2.7	6.7	7.4	ns
		$V_{CC(B)}$ = 2.3 V to 2.7 V		2.5	4.6	6.2	2.4	6.7	7.4	ns
		$V_{CC(B)} = 3.0 \text{ V to } 3.6 \text{ V}$		2.8	4.6	6.3	2.5	6.7	7.4	ns
		DIR to B; see Figure 7	[3]							
		$V_{CC(B)} = 1.1 \text{ V to } 1.3 \text{ V}$		6.1	13.5	22.1	5.4	23.4	25.8	ns
		V _{CC(B)} = 1.4 V to 1.6 V		5.0	9.3	13.6	4.2	14.9	16.5	ns
		$V_{CC(B)} = 1.65 \text{ V to } 1.95 \text{ V}$		4.8	8.3	11.8	4.2	13.0	14.3	ns
		$V_{CC(B)}$ = 2.3 V to 2.7 V		3.2	6.0	8.1	2.8	9.1	10.0	ns
		$V_{CC(B)} = 3.0 \text{ V to } 3.6 \text{ V}$		3.9	6.4	8.5	3.3	9.2	10.2	ns
C _L = 10 p	oF; V _{CC(A)} = 2.3 V to	o 2.7 V								
t _{pd}	propagation delay	A to B or B to A; see Figure 6	[2]							
		$V_{CC(B)} = 1.1 \text{ V to } 1.3 \text{ V}$		2.5	14.4	27.2	2.3	27.8	30.6	ns
		$V_{CC(B)} = 1.4 \text{ V to } 1.6 \text{ V}$		2.5	9.1	14.6	2.3	15.8	17.4	ns
		$V_{CC(B)} = 1.65 \text{ V to } 1.95 \text{ V}$		2.6	7.0	10.5	2.2	11.7	12.9	ns
		$V_{CC(B)} = 2.3 \text{ V to } 2.7 \text{ V}$		2.2	5.1	7.2	1.9	8.0	8.9	ns
		$V_{CC(B)} = 3.0 \text{ V to } 3.6 \text{ V}$		2.2	4.3	5.9	1.9	6.6	7.3	ns
t _{dis}	disable time	DIR to A; see Figure 7	[3]							
		$V_{CC(B)} = 1.1 \text{ V to } 1.3 \text{ V}$		1.8	3.3	4.2	1.7	4.6	5.1	ns
		$V_{CC(B)} = 1.4 \text{ V to } 1.6 \text{ V}$		2.0	3.3	4.4	1.8	4.7	5.2	ns
		$V_{CC(B)}$ = 1.65 V to 1.95 V		2.1	3.3	4.4	2.0	4.7	5.2	ns
		$V_{CC(B)}$ = 2.3 V to 2.7 V		1.8	3.3	4.3	1.7	4.7	5.2	ns
		$V_{CC(B)} = 3.0 \text{ V to } 3.6 \text{ V}$		2.1	3.3	4.4	1.8	4.7	5.2	ns
		DIR to B; see Figure 7	<u>[3]</u>							
		$V_{CC(B)} = 1.1 \text{ V to } 1.3 \text{ V}$		6.1	13.4	21.8	5.4	23.2	25.6	ns
		$V_{CC(B)} = 1.4 \text{ V to } 1.6 \text{ V}$		4.9	9.2	13.3	4.2	14.6	16.1	ns
		$V_{CC(B)}$ = 1.65 V to 1.95 V		4.8	8.1	11.4	4.2	12.5	13.8	ns
		$V_{CC(B)}$ = 2.3 V to 2.7 V		3.1	5.8	7.7	2.8	8.6	9.5	ns
		$V_{CC(B)} = 3.0 \text{ V to } 3.6 \text{ V}$		3.9	6.2	8.0	3.3	8.7	9.6	ns
C _L = 10 p	${\sf pF}; V_{\sf CC(A)} = 3.0 V to$	o 3.6 V								
t _{pd}	propagation delay	A to B or B to A; see Figure 6	[2]							
		$V_{CC(B)} = 1.1 \text{ V to } 1.3 \text{ V}$		2.5	14.0	26.6	2.2	27.0	29.8	ns
		$V_{CC(B)} = 1.4 \text{ V to } 1.6 \text{ V}$		2.5	8.7	14.0	2.3	15.1	16.7	ns
		$V_{CC(B)}$ = 1.65 V to 1.95 V		2.5	6.6	10.1	2.2	11.2	12.4	ns
		$V_{CC(B)}$ = 2.3 V to 2.7 V		2.2	4.8	6.8	1.9	7.5	8.3	ns
		$V_{CC(B)} = 3.0 \text{ V to } 3.6 \text{ V}$		2.1	4.0	5.5	1.9	6.1	6.8	ns

Table 8. Dynamic characteristics ...continued

Voltages are referenced to GND (ground = 0 V); for test circuit see Figure 8.

Low-power dual supply translating transceiver; 3-state

Symbol	Parameter	Conditions			25 °C		-4	0 °C to +1	125 °C	Unit
				Min	Typ <mark>[1]</mark>	Max	Min	Max (85 °C)	Max (125 °C)	
t _{dis}	disable time	DIR to A; see Figure 7	[3]							
		V _{CC(B)} = 1.1 V to 1.3 V		2.3	4.0	5.0	2.2	5.3	5.9	ns
		$V_{CC(B)} = 1.4 \text{ V to } 1.6 \text{ V}$		2.5	4.0	5.2	2.3	5.4	6.0	ns
		V _{CC(B)} = 1.65 V to 1.95 V		2.6	4.0	5.2	2.5	5.4	6.0	ns
		$V_{CC(B)} = 2.3 \text{ V to } 2.7 \text{ V}$		2.3	4.0	5.1	2.2	5.4	6.0	ns
		$V_{CC(B)} = 3.0 \text{ V to } 3.6 \text{ V}$		2.6	4.0	5.2	2.3	5.4	6.0	ns
		DIR to B; see Figure 7	<u>[3]</u>							
		V _{CC(B)} = 1.1 V to 1.3 V		6.2	13.5	22.0	5.5	23.4	25.8	ns
		$V_{CC(B)} = 1.4 \text{ V to } 1.6 \text{ V}$		4.9	9.2	13.2	4.2	14.6	16.1	ns
		V _{CC(B)} = 1.65 V to 1.95 V		4.8	8.1	11.3	4.3	12.4	13.7	ns
		$V_{CC(B)} = 2.3 \text{ V to } 2.7 \text{ V}$		3.1	5.8	7.6	2.8	8.5	9.4	ns
		$V_{CC(B)} = 3.0 \text{ V to } 3.6 \text{ V}$		3.9	6.2	7.9	3.3	8.5	9.5	ns
C _L = 15 p	oF; V _{CC(A)} = 1.1 V to	o 1.3 V								
t _{pd}	propagation delay	A to B or B to A; see Figure 6	[2]							
		$V_{CC(B)} = 1.1 \text{ V to } 1.3 \text{ V}$		3.4	16.9	31.6	3.0	32.0	35.2	ns
		$V_{CC(B)} = 1.4 \text{ V to } 1.6 \text{ V}$		3.7	11.3	18.2	3.1	19.5	21.5	ns
		V _{CC(B)} = 1.65 V to 1.95 V		3.2	9.1	14.3	3.0	15.6	17.2	ns
		$V_{CC(B)} = 2.3 \text{ V to } 2.7 \text{ V}$		3.2	7.3	11.2	2.8	12.0	13.2	ns
		$V_{CC(B)} = 3.0 \text{ V to } 3.6 \text{ V}$		3.1	6.5	10.2	2.6	10.7	11.8	ns
t _{dis}	disable time	DIR to A; see Figure 7	[3]							
		$V_{CC(B)} = 1.1 \text{ V to } 1.3 \text{ V}$		3.9	7.6	11.4	3.8	11.7	12.9	ns
		$V_{CC(B)} = 1.4 \text{ V to } 1.6 \text{ V}$		4.5	7.6	11.3	4.1	11.7	12.9	ns
		V _{CC(B)} = 1.65 V to 1.95 V		4.2	7.6	11.3	4.1	11.7	12.9	ns
		$V_{CC(B)}$ = 2.3 V to 2.7 V		3.9	7.6	11.7	3.8	11.9	13.1	ns
		$V_{CC(B)} = 3.0 \text{ V to } 3.6 \text{ V}$		4.5	7.6	11.7	4.1	11.9	13.1	ns
		DIR to B; see Figure 7	[3]							
		$V_{CC(B)} = 1.1 \text{ V to } 1.3 \text{ V}$		7.2	15.4	24.9	6.5	26.3	29.0	ns
		$V_{CC(B)} = 1.4 \text{ V to } 1.6 \text{ V}$		6.3	11.1	16.3	5.4	17.7	19.5	ns
		V _{CC(B)} = 1.65 V to 1.95 V		5.7	10.4	15.0	5.2	16.2	17.9	ns
		$V_{CC(B)} = 2.3 \text{ V to } 2.7 \text{ V}$		4.1	7.9	11.4	3.8	12.1	13.4	ns
		$V_{CC(B)} = 3.0 \text{ V to } 3.6 \text{ V}$		5.3	8.8	12.2	4.9	12.7	14.1	ns
C _L = 15 p	$F; V_{CC(A)} = 1.4 V to$	o 1.6 V								
t _{pd}	propagation delay	A to B or B to A; see Figure 6	[2]							
		$V_{CC(B)} = 1.1 \text{ V to } 1.3 \text{ V}$		3.1	16.1	30.1	2.8	30.7	33.8	ns
		$V_{CC(B)} = 1.4 \text{ V to } 1.6 \text{ V}$		3.4	10.5	16.5	2.8	17.9	19.7	ns
		$V_{CC(B)} = 1.65 \text{ V to } 1.95 \text{ V}$		3.0	8.4	12.6	2.7	13.9	15.4	ns
		$V_{CC(B)}$ = 2.3 V to 2.7 V		2.9	6.4	9.3	2.5	10.1	11.2	ns

Table 8. Dynamic characteristics ...continued

Voltages are referenced to GND (ground = 0 V); for test circuit see Figure 8.

Low-power dual supply translating transceiver; 3-state

Symbol	Parameter	Conditions			25 °C		-4	0 °C to +′	125 °C	Unit
				Min	Typ <mark>[1]</mark>	Max	Min	Max (85 °C)	Max (125 °C)	
t _{dis}	disable time	DIR to A; see Figure 7	<u>[3]</u>							
		$V_{CC(B)} = 1.1 \text{ V to } 1.3 \text{ V}$		3.1	5.6	7.6	2.9	8.0	8.9	ns
		$V_{CC(B)} = 1.4 \text{ V to } 1.6 \text{ V}$		3.5	5.6	7.5	3.1	8.0	8.8	ns
		$V_{CC(B)}$ = 1.65 V to 1.95 V		3.3	5.6	7.6	3.1	8.0	8.9	ns
		$V_{CC(B)} = 2.3 \text{ V to } 2.7 \text{ V}$		3.1	5.6	7.7	2.9	8.1	9.0	ns
		$V_{CC(B)} = 3.0 \text{ V to } 3.6 \text{ V}$		3.5	5.6	7.8	3.1	8.1	9.0	ns
		DIR to B; see Figure 7	<u>[3]</u>							
		$V_{CC(B)} = 1.1 \text{ V to } 1.3 \text{ V}$		6.9	14.9	23.8	6.4	25.3	27.9	ns
		$V_{CC(B)} = 1.4 \text{ V to } 1.6 \text{ V}$		6.0	10.5	15.1	5.2	16.6	18.3	ns
		$V_{CC(B)}$ = 1.65 V to 1.95 V		5.4	9.7	13.7	5.0	15.0	16.5	ns
		$V_{CC(B)} = 2.3 \text{ V to } 2.7 \text{ V}$		3.8	7.2	9.9	3.5	10.7	11.9	ns
		$V_{CC(B)} = 3.0 \text{ V to } 3.6 \text{ V}$		5.0	8.0	10.5	4.6	11.1	12.3	ns
C _L = 15 p	oF; V _{CC(A)} = 1.65 V	to 1.95 V								
t _{pd}	propagation delay	A to B or B to A; see Figure 6	[2]							
		$V_{CC(B)} = 1.1 \text{ V to } 1.3 \text{ V}$		3.0	15.8	29.6	2.6	30.1	33.2	ns
		$V_{CC(B)} = 1.4 \text{ V to } 1.6 \text{ V}$		3.2	10.2	15.9	2.6	17.4	19.2	ns
		$V_{CC(B)}$ = 1.65 V to 1.95 V		2.8	8.0	12.0	2.5	13.4	14.8	ns
		$V_{CC(B)}$ = 2.3 V to 2.7 V		2.8	6.0	8.6	2.3	9.5	10.5	ns
		$V_{CC(B)} = 3.0 \text{ V to } 3.6 \text{ V}$		2.6	5.2	7.3	2.2	8.0	8.9	ns
t _{dis}	disable time	DIR to A; see Figure 7	[3]							
		$V_{CC(B)} = 1.1 \text{ V to } 1.3 \text{ V}$		3.2	5.8	7.6	3.1	8.0	8.9	ns
		$V_{CC(B)} = 1.4 \text{ V to } 1.6 \text{ V}$		3.7	5.8	7.6	3.3	8.1	8.9	ns
		$V_{CC(B)}$ = 1.65 V to 1.95 V		3.5	5.8	7.7	3.3	8.1	9.0	ns
		$V_{CC(B)}$ = 2.3 V to 2.7 V		3.2	5.8	7.8	3.1	8.2	9.0	ns
		$V_{CC(B)} = 3.0 \text{ V to } 3.6 \text{ V}$		3.7	5.8	7.8	3.4	8.1	9.0	ns
		DIR to B; see Figure 7	[3]							
		$V_{CC(B)} = 1.1 \text{ V to } 1.3 \text{ V}$		6.9	14.7	23.4	6.2	24.9	27.4	ns
		$V_{CC(B)} = 1.4 \text{ V to } 1.6 \text{ V}$		5.9	10.2	14.6	5.0	16.0	17.7	ns
		$V_{CC(B)}$ = 1.65 V to 1.95 V		5.3	9.4	13.2	4.8	14.5	16.0	ns
		$V_{CC(B)}$ = 2.3 V to 2.7 V		3.7	6.8	9.4	3.4	10.2	11.3	ns
		$V_{CC(B)} = 3.0 \text{ V to } 3.6 \text{ V}$		4.9	7.6	9.9	4.4	10.6	11.7	ns
C _L = 15 p	$F; V_{CC(A)} = 2.3 V to$	o 2.7 V								
t _{pd}	propagation delay	A to B or B to A; see Figure 6	[2]							
		$V_{CC(B)} = 1.1 \text{ V to } 1.3 \text{ V}$		3.0	15.2	29.0	2.6	29.5	32.5	ns
		$V_{CC(B)} = 1.4 \text{ V to } 1.6 \text{ V}$		3.1	9.6	15.3	2.6	16.7	18.4	ns
		$V_{CC(B)}$ = 1.65 V to 1.95 V		2.7	7.5	11.3	2.5	12.6	13.9	ns
		$V_{CC(B)} = 2.3 \text{ V to } 2.7 \text{ V}$		2.7	5.5	7.9	2.3	8.7	9.6	ns
		$V_{CC(B)} = 3.0 \text{ V to } 3.6 \text{ V}$		2.5	4.7	6.5	2.1	7.2	8.0	ns

Table 8. Dynamic characteristics ...continued

Voltages are referenced to GND (ground = 0 V); for test circuit see Figure 8.

Low-power dual supply translating transceiver; 3-state

Symbol	Parameter	Conditions			25 °C		-4	0 °C to +	125 °C	Unit
				Min	Typ[1]	Max	Min	Max (85 °C)	Max (125 °C)	
t _{dis}	disable time	DIR to A; see Figure 7	<u>[3]</u>							
		$V_{CC(B)} = 1.1 \text{ V to } 1.3 \text{ V}$		2.4	4.1	5.2	2.2	5.6	6.2	ns
		$V_{CC(B)} = 1.4 \text{ V to } 1.6 \text{ V}$		2.7	4.1	5.3	2.4	5.7	6.3	ns
		V _{CC(B)} = 1.65 V to 1.95 V		2.5	4.1	5.4	2.4	5.7	6.3	ns
		$V_{CC(B)}$ = 2.3 V to 2.7 V		2.4	4.1	5.4	2.2	5.7	6.3	ns
		$V_{CC(B)} = 3.0 \text{ V to } 3.6 \text{ V}$		2.7	4.1	5.3	2.4	5.6	6.2	ns
		DIR to B; see Figure 7	[3]							
		$V_{CC(B)} = 1.1 \text{ V to } 1.3 \text{ V}$		6.9	14.6	23.2	6.2	24.7	27.2	ns
		$V_{CC(B)} = 1.4 \text{ V to } 1.6 \text{ V}$		5.9	10.1	14.2	5.0	15.6	17.3	ns
		V _{CC(B)} = 1.65 V to 1.95 V		5.3	9.2	12.8	4.8	14.0	15.5	ns
		$V_{CC(B)}$ = 2.3 V to 2.7 V		3.7	6.7	8.9	3.4	9.8	10.8	ns
		$V_{CC(B)} = 3.0 \text{ V to } 3.6 \text{ V}$		4.8	7.4	9.4	4.4	10.1	11.2	ns
C _L = 15 p	oF; V _{CC(A)} = 3.0 V to	o 3.6 V								
t _{pd}	propagation delay	A to B or B to A; see Figure 6	[2]							
		$V_{CC(B)} = 1.1 \text{ V to } 1.3 \text{ V}$		2.9	14.7	28.3	2.6	28.8	31.7	ns
		$V_{CC(B)} = 1.4 \text{ V to } 1.6 \text{ V}$		3.1	9.2	14.7	2.6	16.0	17.7	ns
		V _{CC(B)} = 1.65 V to 1.95 V		2.7	7.1	10.9	2.4	12.1	13.4	ns
		$V_{CC(B)} = 2.3 \text{ V to } 2.7 \text{ V}$		2.7	5.2	7.4	2.2	8.2	9.1	ns
		$V_{CC(B)} = 3.0 \text{ V to } 3.6 \text{ V}$		2.5	4.5	6.1	2.1	6.8	7.5	ns
t _{dis}	disable time	DIR to A; see Figure 7	[3]							
		$V_{CC(B)} = 1.1 \text{ V to } 1.3 \text{ V}$		3.1	5.3	6.5	3.0	6.9	7.6	ns
		$V_{CC(B)} = 1.4 \text{ V to } 1.6 \text{ V}$		3.5	5.3	6.6	3.2	7.0	7.7	ns
		V _{CC(B)} = 1.65 V to 1.95 V		3.3	5.3	6.7	3.2	7.0	7.8	ns
		$V_{CC(B)} = 2.3 \text{ V to } 2.7 \text{ V}$		3.1	5.3	6.8	3.0	7.1	7.8	ns
		$V_{CC(B)} = 3.0 \text{ V to } 3.6 \text{ V}$		3.5	5.3	6.6	3.2	6.9	7.6	ns
		DIR to B; see Figure 7	[3]							
		$V_{CC(B)} = 1.1 \text{ V to } 1.3 \text{ V}$		6.9	14.6	23.4	6.3	24.9	27.4	ns
		$V_{CC(B)} = 1.4 \text{ V to } 1.6 \text{ V}$		5.9	10.1	14.2	5.0	15.6	17.2	ns
		V _{CC(B)} = 1.65 V to 1.95 V		5.3	9.2	12.7	4.8	13.9	15.4	ns
		$V_{CC(B)} = 2.3 \text{ V to } 2.7 \text{ V}$		3.7	6.6	8.8	3.4	9.6	10.6	ns
		$V_{CC(B)} = 3.0 \text{ V to } 3.6 \text{ V}$		4.8	7.4	9.3	4.4	10.0	11.0	ns
C _L = 30 p	oF; V _{CC(A)} = 1.1 V to	o 1.3 V								
t _{pd}	propagation delay	A to B or B to A; see Figure 6	[2]							
		$V_{CC(B)} = 1.1 \text{ V to } 1.3 \text{ V}$		4.2	19.1	36.0	3.8	36.8	40.5	ns
		$V_{CC(B)} = 1.4 \text{ V to } 1.6 \text{ V}$		4.5	12.8	20.6	4.0	22.0	24.2	ns
		V _{CC(B)} = 1.65 V to 1.95 V		4.2	10.4	16.2	3.8	17.4	19.2	ns
				4.2 4.0	10.4 8.3	16.2 12.4	3.8 3.5	17.4 13.2	19.2 14.5	ns ns

Dynamic characteristics ... continued Table 8.

Voltages are referenced to GND (ground = 0 V); for test circuit see Figure 8.

Low-power dual supply translating transceiver; 3-state

Symbol	Parameter	Conditions			25 °C		-4	0 °C to +′	125 °C	Unit
				Min	Typ[1]	Max	Min	Max (85 °C)	Max (125 °C)	
t _{dis}	disable time	DIR to A; see Figure 7	[3]							
		V _{CC(B)} = 1.1 V to 1.3 V		5.6	11.0	15.7	5.5	16.2	17.9	ns
		V _{CC(B)} = 1.4 V to 1.6 V		6.1	11.0	15.6	6.0	15.9	17.5	ns
		V _{CC(B)} = 1.65 V to 1.95 V		6.6	11.0	15.5	6.5	15.8	17.4	ns
		$V_{CC(B)}$ = 2.3 V to 2.7 V		5.6	11.0	15.6	5.5	15.8	17.5	ns
		$V_{CC(B)} = 3.0 \text{ V to } 3.6 \text{ V}$		7.0	11.0	15.9	6.6	16.7	18.4	ns
		DIR to B; see Figure 7	[3]							
		V _{CC(B)} = 1.1 V to 1.3 V		8.7	18.9	29.0	8.1	30.5	33.6	ns
		V _{CC(B)} = 1.4 V to 1.6 V		7.3	13.8	19.3	6.8	20.7	22.8	ns
		V _{CC(B)} = 1.65 V to 1.95 V		8.1	13.7	19.2	7.7	20.3	22.4	ns
		$V_{CC(B)} = 2.3 \text{ V to } 2.7 \text{ V}$		5.2	10.3	14.0	4.9	14.7	16.2	ns
		$V_{CC(B)} = 3.0 \text{ V to } 3.6 \text{ V}$		8.1	12.5	16.5	7.5	18.0	19.9	ns
C _L = 30 p	oF; V _{CC(A)} = 1.4 V to	o 1.6 V								
t _{pd}	propagation delay	A to B or B to A; see Figure 6	[2]							
		V _{CC(B)} = 1.1 V to 1.3 V		4.0	18.2	34.5	3.5	35.5	39.1	ns
		V _{CC(B)} = 1.4 V to 1.6 V		4.2	12.0	18.9	3.7	20.3	22.4	ns
		V _{CC(B)} = 1.65 V to 1.95 V		3.9	9.6	14.4	3.5	15.8	17.4	ns
		$V_{CC(B)}$ = 2.3 V to 2.7 V		3.8	7.5	10.4	3.2	11.4	12.6	ns
		$V_{CC(B)} = 3.0 \text{ V to } 3.6 \text{ V}$		3.7	6.7	9.3	3.4	10.4	11.4	ns
t _{dis}	disable time	DIR to A; see Figure 7	[3]							
		V _{CC(B)} = 1.1 V to 1.3 V		4.4	8.3	10.8	4.3	11.4	12.6	ns
		V _{CC(B)} = 1.4 V to 1.6 V		4.8	8.3	10.7	4.6	11.2	12.3	ns
		V _{CC(B)} = 1.65 V to 1.95 V		5.2	8.3	10.8	5.0	11.2	12.4	ns
		$V_{CC(B)} = 2.3 \text{ V to } 2.7 \text{ V}$		4.4	8.3	10.8	4.3	11.1	12.3	ns
		$V_{CC(B)} = 3.0 \text{ V to } 3.6 \text{ V}$		5.5	8.3	11.0	5.1	11.8	13.0	ns
		DIR to B; see Figure 7	[3]							
		V _{CC(B)} = 1.1 V to 1.3 V		8.4	18.3	27.9	7.9	29.5	32.5	ns
		V _{CC(B)} = 1.4 V to 1.6 V		7.1	13.2	18.2	6.6	19.6	21.6	ns
		V _{CC(B)} = 1.65 V to 1.95 V		7.8	13.1	17.9	7.4	19.1	21.0	ns
		$V_{CC(B)}$ = 2.3 V to 2.7 V		4.9	9.6	12.6	4.6	13.4	14.8	ns
		$V_{CC(B)} = 3.0 \text{ V to } 3.6 \text{ V}$		7.7	11.7	14.8	7.2	16.3	18.0	ns
C _L = 30 p	oF; V _{CC(A)} = 1.65 V t	to 1.95 V								
		A to B or B to A; see Figure 6	[2]							
t _{pd}	propagation delay	······								
t _{pd}	propagation delay	$V_{CC(B)} = 1.1 \text{ V to } 1.3 \text{ V}$		3.9	18.0	34.0	3.4	34.9	38.4	ns
t _{pd}	propagation delay			3.9 4.1	18.0 11.7	34.0 18.3	3.4 3.5	34.9 19.8	38.4 21.9	ns ns
t _{pd}	propagation delay	$V_{CC(B)} = 1.1 \text{ V to } 1.3 \text{ V}$								
tpd	propagation delay	$V_{CC(B)} = 1.1 \text{ V to } 1.3 \text{ V}$ $V_{CC(B)} = 1.4 \text{ V to } 1.6 \text{ V}$		4.1	11.7	18.3	3.5	19.8	21.9	ns

Table 8. Dynamic characteristics ...continued

Voltages are referenced to GND (ground = 0 V); for test circuit see Figure 8.

74AUP1T45 Product data sheet

19 of 36

Low-power dual supply translating transceiver; 3-state

Symbol	Parameter	Conditions			25 °C		-4	0 °C to +′	125 °C	Unit
				Min	Typ[1]	Max	Min	Max (85 °C)	Max (125 °C)	
t _{dis}	disable time	DIR to A; see Figure 7	[3]					1		
		$V_{CC(B)} = 1.1 \text{ V to } 1.3 \text{ V}$		5.0	9.2	11.7	4.8	12.3	13.6	ns
		V _{CC(B)} = 1.4 V to 1.6 V		5.4	9.2	11.7	5.3	12.1	13.4	ns
		$V_{CC(B)} = 1.65 \text{ V to } 1.95 \text{ V}$		5.8	9.1	11.9	5.7	12.3	13.6	ns
		$V_{CC(B)} = 2.3 \text{ V to } 2.7 \text{ V}$		5.0	9.1	11.7	4.8	12.1	13.4	ns
		$V_{CC(B)} = 3.0 \text{ V to } 3.6 \text{ V}$		6.2	9.2	11.9	5.8	12.7	14.1	ns
		DIR to B; see Figure 7	[3]							
		V _{CC(B)} = 1.1 V to 1.3 V		8.4	18.1	27.6	7.8	29.1	32.0	ns
		$V_{CC(B)} = 1.4 \text{ V to } 1.6 \text{ V}$		7.0	12.9	17.7	6.4	19.1	21.0	ns
		$V_{CC(B)} = 1.65 \text{ V to } 1.95 \text{ V}$		7.7	12.8	17.4	7.2	18.6	20.6	ns
		$V_{CC(B)}$ = 2.3 V to 2.7 V		4.8	9.3	12.0	4.5	12.9	14.2	ns
		$V_{CC(B)} = 3.0 \text{ V to } 3.6 \text{ V}$		7.6	11.3	14.2	7.0	15.8	17.4	ns
C _L = 30 p	$F; V_{CC(A)} = 2.3 V to$	2.7 V								
t _{pd}	propagation delay	A to B or B to A; see Figure 6	[2]							
		V _{CC(B)} = 1.1 V to 1.3 V		3.8	17.4	33.4	3.4	34.3	37.8	ns
		V _{CC(B)} = 1.4 V to 1.6 V		4.0	11.1	17.7	3.5	19.1	21.1	ns
		$V_{CC(B)} = 1.65 \text{ V to } 1.95 \text{ V}$		3.7	8.7	13.2	3.3	14.4	15.9	ns
		$V_{CC(B)} = 2.3 \text{ V to } 2.7 \text{ V}$		3.4	6.5	9.1	3.0	10.0	11.1	ns
		$V_{CC(B)} = 3.0 \text{ V to } 3.6 \text{ V}$		3.5	5.7	7.8	3.1	8.9	9.8	ns
t _{dis}	disable time	DIR to A; see Figure 7	[3]							
		$V_{CC(B)} = 1.1 \text{ V to } 1.3 \text{ V}$		3.6	6.5	8.1	3.5	8.5	9.4	ns
		$V_{CC(B)} = 1.4 \text{ V to } 1.6 \text{ V}$		3.9	6.5	8.1	3.8	8.5	9.4	ns
		$V_{CC(B)} = 1.65 \text{ V to } 1.95 \text{ V}$		4.2	6.5	8.3	4.1	8.6	9.5	ns
		$V_{CC(B)}$ = 2.3 V to 2.7 V		3.6	6.5	8.2	3.5	8.5	9.4	ns
		$V_{CC(B)} = 3.0 \text{ V to } 3.6 \text{ V}$		4.5	6.5	8.2	4.2	8.9	9.8	ns
		DIR to B; see Figure 7	[3]							
		$V_{CC(B)} = 1.1 \text{ V to } 1.3 \text{ V}$		8.4	18.0	27.4	7.8	28.8	31.8	ns
		$V_{CC(B)} = 1.4 \text{ V to } 1.6 \text{ V}$		7.0	12.8	17.3	6.4	18.7	20.6	ns
		$V_{CC(B)} = 1.65 \text{ V to } 1.95 \text{ V}$		7.7	12.6	17.0	7.2	18.2	20.0	ns
		$V_{CC(B)}$ = 2.3 V to 2.7 V		4.8	9.1	11.6	4.5	12.4	13.7	ns
		$V_{CC(B)} = 3.0 \text{ V to } 3.6 \text{ V}$		7.6	11.1	13.7	7.0	15.3	16.9	ns
C _L = 30 p	$F; V_{CC(A)} = 3.0 V to$	o 3.6 V								
t _{pd}	propagation delay	A to B or B to A; see Figure 6	[2]							
		V _{CC(B)} = 1.1 V to 1.3 V		3.8	16.9	32.8	3.3	33.5	36.9	ns
		V _{CC(B)} = 1.4 V to 1.6 V		3.9	10.7	17.1	3.5	18.5	20.4	ns
		$V_{CC(B)}$ = 1.65 V to 1.95 V		3.7	8.3	12.7	3.3	13.9	15.4	ns
		$V_{CC(B)}$ = 2.3 V to 2.7 V		3.2	6.3	8.6	2.9	9.5	10.5	ns
		$V_{CC(B)} = 3.0 \text{ V to } 3.6 \text{ V}$		3.4	5.5	7.4	3.1	8.4	9.3	ns

Table 8. Dynamic characteristics ...continued

Voltages are referenced to GND (ground = 0 V); for test circuit see Figure 8.

Low-power dual supply translating transceiver; 3-state

Symbol	Parameter	Conditions			25 °C		-4	0 °C to +1	25 °C	Unit
				Min	Typ <mark>[1]</mark>	Max	Min	Max (85 °C)	Max (125 °C)	
t _{dis}	disable time	DIR to A; see Figure 7	[3]							
		$V_{CC(B)} = 1.1 \text{ V to } 1.3 \text{ V}$		5.0	9.0	11.0	4.9	11.5	12.7	ns
		$V_{CC(B)} = 1.4 \text{ V to } 1.6 \text{ V}$		5.4	9.0	11.1	5.3	11.4	12.6	ns
		$V_{CC(B)} = 1.65 \text{ V to } 1.95 \text{ V}$		5.9	9.0	11.3	5.7	11.6	12.8	ns
		$V_{CC(B)} = 2.3 \text{ V to } 2.7 \text{ V}$		5.0	9.0	11.2	4.9	11.4	12.6	ns
		$V_{CC(B)} = 3.0 \text{ V to } 3.6 \text{ V}$		6.2	9.0	11.2	5.9	11.9	13.2	ns
		DIR to B; see Figure 7	[3]							
		$V_{CC(B)} = 1.1 \text{ V to } 1.3 \text{ V}$		8.4	18.1	27.6	7.8	29.1	32.0	ns
		$V_{CC(B)} = 1.4 \text{ V to } 1.6 \text{ V}$		7.0	12.8	17.3	6.4	18.6	20.6	ns
		$V_{CC(B)} = 1.65 \text{ V to } 1.95 \text{ V}$		7.7	12.6	17.0	7.2	18.1	19.9	ns
		$V_{CC(B)} = 2.3 \text{ V to } 2.7 \text{ V}$		4.8	9.0	11.5	4.5	12.3	13.6	ns
		$V_{CC(B)} = 3.0 \text{ V to } 3.6 \text{ V}$		7.6	11.1	13.6	7.0	15.1	16.7	ns

Table 8. Dynamic characteristics ...continued

Voltages are referenced to GND (ground = 0 V); for test circuit see Figure 8.

Low-power dual supply translating transceiver; 3-state

Symbol	Parameter	Conditions			25 °C		-4	0 °C to +′	125 °C	Unit
				Min	Typ[1]	Max	Min	Max (85 °C)	Max (125 °C)	
C _L = 5 pl	F, 10 pF, 15 pF and	30 pF								
C _{PD}	power dissipation	A port; (direction A to B)	[4][5]							
	capacitance	$V_{CC(A)} = V_{CC(B)} = 1.2 V$		-	0.6	-	-	-	-	pF
		$V_{CC(A)} = V_{CC(B)} = 1.5 V$		-	0.7	-	-	-	-	pF
		$V_{CC(A)} = V_{CC(B)} = 1.8 V$		-	0.7	-	-	-	-	pF
		$V_{CC(A)} = V_{CC(B)} = 2.5 V$		-	0.9	-	-	-	-	pF
		$V_{CC(A)} = V_{CC(B)} = 3.3 V$		-	1.1	-	-	-	-	pF
		A port; (direction B to A)	<u>[4][5]</u>							
		$V_{CC(A)} = V_{CC(B)} = 1.2 V$		-	3.7	-	-	-	-	pF
		$V_{CC(A)} = V_{CC(B)} = 1.5 V$		-	3.8	-	-	-	-	pF
		$V_{CC(A)} = V_{CC(B)} = 1.8 V$		-	4.0	-	-	-	-	pF
		$V_{CC(A)} = V_{CC(B)} = 2.5 V$		-	4.6	-	-	-	-	pF
		$V_{CC(A)} = V_{CC(B)} = 3.3 V$		-	5.2	-	-	-	-	pF
		B port; (direction A to B)	<u>[4][5]</u>							
		$V_{CC(A)} = V_{CC(B)} = 1.2 V$		-	3.7	-	-	-	-	pF
		$V_{CC(A)} = V_{CC(B)} = 1.5 V$		-	3.8	-	-	-	-	pF
		$V_{CC(A)} = V_{CC(B)} = 1.8 V$		-	4.0	-	-	-	-	pF
		$V_{CC(A)} = V_{CC(B)} = 2.5 V$		-	4.6	-	-	-	-	pF
		$V_{CC(A)} = V_{CC(B)} = 3.3 V$		-	5.2	-	-	-	-	pF
		B port; (direction B to A)	<u>[4][5]</u>							
		$V_{CC(A)} = V_{CC(B)} = 1.2 V$		-	0.6	-	-	-	-	pF
		$V_{CC(A)} = V_{CC(B)} = 1.5 \text{ V}$		-	0.7	-	-	-	-	pF
		$V_{CC(A)} = V_{CC(B)} = 1.8 V$		-	0.7	-	-	-	-	pF
		$V_{CC(A)} = V_{CC(B)} = 2.5 \text{ V}$		-	0.9	-	-	-	-	pF
		$V_{CC(A)} = V_{CC(B)} = 3.3 \text{ V}$		-	1.1	-	-	-	-	pF

Table 8. Dynamic characteristics ... continued

OND for the transition of Figure O

[1] All typical values are measured at nominal $V_{CC(A)}$ and $V_{CC(B)}.$

- [2] t_{pd} is the same as t_{PLH} and t_{PHL} .
- [3] t_{dis} is the same as t_{PLZ} and t_{PHZ} .
- [4] C_{PD} is used to determine the dynamic power dissipation (P_D in μW).

 $P_{D} = C_{PD} \times V_{CC}{}^{2} \times f_{i} \times N + \Sigma (C_{L} \times V_{CC}{}^{2} \times f_{o}) \text{ where:}$

 f_i = input frequency in MHz;

 $f_o = output frequency in MHz;$

 C_L = load capacitance in pF;

 V_{CC} = supply voltage in V;


N = number of inputs switching;

 $\Sigma(C_L \times V_{CC}^2 \times f_o)$ = sum of the outputs.

[5] $f_i = 1 \text{ MHz}$; $V_I = \text{GND to } V_{CC}$

Low-power dual supply translating transceiver; 3-state

12. Waveforms






Table 9.Measurement points

Supply voltage	Input ^[1]	Output ^[2]		
V _{CC(A)} , V _{CC(B)}	V _M	V _M	V _X	V _Y
1.1 V to 1.6 V	$0.5 imes V_{CCI}$	$0.5 imes V_{CCO}$	V _{OL} + 0.1 V	V _{OH} – 0.1 V
1.65 V to 2.7 V	$0.5\times V_{CCI}$	$0.5\times V_{CCO}$	V _{OL} + 0.15 V	V _{OH} – 0.15 V
3.0 V to 3.6 V	$0.5\times V_{CCI}$	$0.5\times V_{CCO}$	V _{OL} + 0.3 V	V _{OH} – 0.3 V

[1] V_{CCI} is the supply voltage associated with the data input port.

[2] V_{CCO} is the supply voltage associated with the output port.

Low-power dual supply translating transceiver; 3-state




Table 10. Test data

Supply voltage	Input		Load	V _{EXT}			
V _{CC(A)} , V _{CC(B)}	V <mark>[^{1]}</mark>	$\mathbf{t}_{r} = \mathbf{t}_{f}$	CL	R _L ^[2]	t _{PLH} , t _{PHL}	t _{PZH} , t _{PHZ}	t _{PZL} , t _{PLZ} [3]
1.1 V to 3.6 V	V _{CCI}	≤ 3.0 ns	5 pF, 10 pF, 15 pF and 30 pF	5 k Ω or 1 M Ω	open	GND	$2 \times V_{CCO}$

[1] V_{CCI} is the supply voltage associated with the data input port.

[2] For measuring enable and disable times $R_L = 5 k\Omega$, for measuring propagation delays, setup and hold times and pulse width $R_L = 1 M\Omega$.

[3] V_{CCO} is the supply voltage associated with the output port.

Low-power dual supply translating transceiver; 3-state

13. Application information

13.1 Unidirectional logic level-shifting application

The circuit given in Figure 9 is an example of the 74AUP1T45 being used in an unidirectional logic level-shifting application.




Table 11. Description unidirectional logic level-shifting application

Pin	Name	Function	Description
1	V _{CC(A)}	V _{CC1}	supply voltage of system-1 (1.1 V to 3.6 V)
2	GND	GND	device ground (0 V)
3	А	OUT	output level depends on V _{CC1} voltage
4	В	IN	input threshold value depends on $V_{\mbox{\scriptsize CC2}}$ voltage
5	DIR	DIR	the GND (LOW level) determines B port to A port direction
6	V _{CC(B)}	V _{CC2}	supply voltage of system-2 (1.1 V to 3.6 V)

25 of 36

Low-power dual supply translating transceiver; 3-state

13.2 Bidirectional logic level-shifting application

<u>Figure 10</u> shows the 74AUP1T45 being used in a bidirectional logic level-shifting application. Since the device does not have an output enable (OE) pin, the system designer should take precautions to avoid bus contention between system-1 and system-2 when changing directions.




Fig 10. Bidirectional logic level-shifting application

<u>Table 12</u> gives a sequence that will illustrate data transmission from system-1 to system-2 and then from system-2 to system-1.

Table 12. Description bidirectional logic level-shifting application [1][2]

State	DIR CTRL	I/O-1	I/O-2	Description
1	Н	output	input	system-1 data to system-2
2	Η	Z	Z	system-2 is getting ready to send data to system-1. I/O-1 and I/O-2 are disabled. The bus-line state depends on the pull-up or pull-down.
3	L	Z	Z	DIR bit is flipped. I/O-1 and I/O-2 still are disabled. The bus-line state depends on the pull-up or pull-down.
4	L	input	output	system-2 data to system-1

[1] System-1 and system-2 must use the same conditions, i.e., both pull-up or both pull-down.

[2] H = HIGH voltage level;

L = LOW voltage level;

Z = high-impedance OFF-state.

Low-power dual supply translating transceiver; 3-state

13.3 Power-up considerations

A proper power-up sequence always should be followed to avoid excessive supply current, bus contention, oscillations, or other anomalies. Take the following precautions to guard against such power-up problems:

- Connect ground before any supply voltage is applied.
- Power-up V_{CC(A)}.
- V_{CC(B)} can be ramped up along with or after V_{CC(A)}.

13.4 Enable times

Calculate the enable times for the 74AUP1T45 using the following formulas:

- t_{PZH} (DIR to A) = t_{PLZ} (DIR to B) + t_{PLH} (B to A)
- t_{PZL} (DIR to A) = t_{PHZ} (DIR to B) + t_{PHL} (B to A)
- t_{PZH} (DIR to B) = t_{PLZ} (DIR to A) + t_{PLH} (A to B)
- t_{PZL} (DIR to B) = t_{PHZ} (DIR to A) + t_{PHL} (A to B)

In a bidirectional application, these enable times provide the maximum delay from the time the DIR bit is switched until an output is expected. For example, if the 74AUP1T45 initially is transmitting from A to B, then the DIR bit is switched, the B port of the device must be disabled before presenting it with an input. After the B port has been disabled, an input signal applied to it appears on the corresponding A port after the specified propagation delay.

NXP Semiconductors

74AUP1T45

Low-power dual supply translating transceiver; 3-state

14. Package outline




Fig 11. Package outline SOT363 (SC-88)

All information provided in this document is subject to legal disclaimers.

74AUP1T45

Low-power dual supply translating transceiver; 3-state




Fig 12. Package outline SOT886 (XSON6)

All information provided in this document is subject to legal disclaimers.

74AUP1T45

Low-power dual supply translating transceiver; 3-state





Fig 13. Package outline SOT891 (XSON6)

Low-power dual supply translating transceiver; 3-state



XSON6: extremely thin small outline package; no leads; 6 terminals; body 0.9 x 1.0 x 0.35 mm


Fig 14. Package outline SOT1115 (XSON6)

information	provided in	this	document	is	subject to	legal	disclaimers.

74AUP1T45

All

Low-power dual supply translating transceiver; 3-state



XSON6: extremely thin small outline package; no leads; 6 terminals; body 1.0 x 1.0 x 0.35 mm

Fig 15. Package outline SOT1202 (XSON6)

74AUP1T45

Low-power dual supply translating transceiver; 3-state

15. Abbreviations

Table 13. Abbr	eviations
Acronym	Description
CDM	Charged Device Model
DUT	Device Under Test
ESD	ElectroStatic Discharge
HBM	Human Body Model
ММ	Machine Model

16. Revision history

Table 14. Revision history

Document ID	Release date	Data sheet status	Change notice	Supersedes
74AUP1T45 v.5	20120809	Product data sheet	-	74AUP1T45 v.4
Modifications:	 Package out 	tline drawing of SOT886 (<mark>Fig</mark>	ure 12) modified.	
74AUP1T45 v.4	20111128	Product data sheet	-	74AUP1T45 v.3
Modifications:	 Legal pages 	updated.		
74AUP1T45 v.3	20101104	Product data sheet	-	74AUP1T45 v.2
74AUP1T45 v.2	20090803	Product data sheet	-	74AUP1T45 v.1
74AUP1T45 v.1	20061018	Product data sheet	-	-

Low-power dual supply translating transceiver; 3-state

17. Legal information

17.1 Data sheet status

Document status[1][2]	Product status ^[3]	Definition
Objective [short] data sheet	Development	This document contains data from the objective specification for product development.
Preliminary [short] data sheet	Qualification	This document contains data from the preliminary specification.
Product [short] data sheet	Production	This document contains the product specification.

[1] Please consult the most recently issued document before initiating or completing a design.

[2] The term 'short data sheet' is explained in section "Definitions".

[3] The product status of device(s) described in this document may have changed since this document was published and may differ in case of multiple devices. The latest product status information is available on the Internet at URL http://www.nxp.com.

17.2 Definitions

Draft — The document is a draft version only. The content is still under internal review and subject to formal approval, which may result in modifications or additions. NXP Semiconductors does not give any representations or warranties as to the accuracy or completeness of information included herein and shall have no liability for the consequences of use of such information.

Short data sheet — A short data sheet is an extract from a full data sheet with the same product type number(s) and title. A short data sheet is intended for quick reference only and should not be relied upon to contain detailed and full information. For detailed and full information see the relevant full data sheet, which is available on request via the local NXP Semiconductors sales office. In case of any inconsistency or conflict with the short data sheet, the full data sheet shall prevail.

Product specification — The information and data provided in a Product data sheet shall define the specification of the product as agreed between NXP Semiconductors and its customer, unless NXP Semiconductors and customer have explicitly agreed otherwise in writing. In no event however, shall an agreement be valid in which the NXP Semiconductors product is deemed to offer functions and qualities beyond those described in the Product data sheet.

17.3 Disclaimers

Limited warranty and liability — Information in this document is believed to be accurate and reliable. However, NXP Semiconductors does not give any representations or warranties, expressed or implied, as to the accuracy or completeness of such information and shall have no liability for the consequences of use of such information. NXP Semiconductors takes no responsibility for the content in this document if provided by an information source outside of NXP Semiconductors.

In no event shall NXP Semiconductors be liable for any indirect, incidental, punitive, special or consequential damages (including - without limitation - lost profits, lost savings, business interruption, costs related to the removal or replacement of any products or rework charges) whether or not such damages are based on tort (including negligence), warranty, breach of contract or any other legal theory.

Notwithstanding any damages that customer might incur for any reason whatsoever, NXP Semiconductors' aggregate and cumulative liability towards customer for the products described herein shall be limited in accordance with the *Terms and conditions of commercial sale* of NXP Semiconductors.

Right to make changes — NXP Semiconductors reserves the right to make changes to information published in this document, including without limitation specifications and product descriptions, at any time and without notice. This document supersedes and replaces all information supplied prior to the publication hereof. Suitability for use — NXP Semiconductors products are not designed, authorized or warranted to be suitable for use in life support, life-critical or safety-critical systems or equipment, nor in applications where failure or malfunction of an NXP Semiconductors product can reasonably be expected to result in personal injury, death or severe property or environmental damage. NXP Semiconductors and its suppliers accept no liability for inclusion and/or use of NXP Semiconductors products in such equipment or applications and therefore such inclusion and/or use is at the customer's own risk.

Applications — Applications that are described herein for any of these products are for illustrative purposes only. NXP Semiconductors makes no representation or warranty that such applications will be suitable for the specified use without further testing or modification.

Customers are responsible for the design and operation of their applications and products using NXP Semiconductors products, and NXP Semiconductors accepts no liability for any assistance with applications or customer product design. It is customer's sole responsibility to determine whether the NXP Semiconductors product is suitable and fit for the customer's applications and products planned, as well as for the planned application and use of customer's third party customer(s). Customers should provide appropriate design and operating safeguards to minimize the risks associated with their applications and products.

NXP Semiconductors does not accept any liability related to any default, damage, costs or problem which is based on any weakness or default in the customer's applications or products, or the application or use by customer's third party customer(s). Customer is responsible for doing all necessary testing for the customer's applications and products using NXP Semiconductors products in order to avoid a default of the applications and the products or of the application or use by customer's third party customer(s). NXP does not accept any liability in this respect.

Limiting values — Stress above one or more limiting values (as defined in the Absolute Maximum Ratings System of IEC 60134) will cause permanent damage to the device. Limiting values are stress ratings only and (proper) operation of the device at these or any other conditions above those given in the Recommended operating conditions section (if present) or the Characteristics sections of this document is not warranted. Constant or repeated exposure to limiting values will permanently and irreversibly affect the quality and reliability of the device.

Terms and conditions of commercial sale — NXP Semiconductors products are sold subject to the general terms and conditions of commercial sale, as published at http://www.nxp.com/profile/terms, unless otherwise agreed in a valid written individual agreement. In case an individual agreement is concluded only the terms and conditions of the respective agreement shall apply. NXP Semiconductors hereby expressly objects to applying the customer's general terms and conditions with regard to the purchase of NXP Semiconductors products by customer.

No offer to sell or license — Nothing in this document may be interpreted or construed as an offer to sell products that is open for acceptance or the grant, conveyance or implication of any license under any copyrights, patents or other industrial or intellectual property rights.

© NXP B.V. 2012. All rights reserved.

74AUP1T45

Low-power dual supply translating transceiver; 3-state

Export control — This document as well as the item(s) described herein may be subject to export control regulations. Export might require a prior authorization from competent authorities.

Non-automotive qualified products — Unless this data sheet expressly states that this specific NXP Semiconductors product is automotive qualified, the product is not suitable for automotive use. It is neither qualified nor tested in accordance with automotive testing or application requirements. NXP Semiconductors accepts no liability for inclusion and/or use of non-automotive qualified products in automotive equipment or applications.

In the event that customer uses the product for design-in and use in automotive applications to automotive specifications and standards, customer (a) shall use the product without NXP Semiconductors' warranty of the product for such automotive applications, use and specifications, and (b) whenever customer uses the product for automotive applications beyond

18. Contact information

NXP Semiconductors' specifications such use shall be solely at customer's own risk, and (c) customer fully indemnifies NXP Semiconductors for any liability, damages or failed product claims resulting from customer design and use of the product for automotive applications beyond NXP Semiconductors' standard warranty and NXP Semiconductors' product specifications.

Translations — A non-English (translated) version of a document is for reference only. The English version shall prevail in case of any discrepancy between the translated and English versions.

17.4 Trademarks

Notice: All referenced brands, product names, service names and trademarks are the property of their respective owners.

For more information, please visit: http://www.nxp.com

For sales office addresses, please send an email to: salesaddresses@nxp.com

NXP Semiconductors

74AUP1T45

Low-power dual supply translating transceiver; 3-state

19. Contents

1	General description	. 1
2	Features and benefits	. 1
3	Ordering information	. 2
4	Marking	
5	Functional diagram	. 2
6	Pinning information	. 3
6.1	Pinning	. 3
6.2	Pin description	
7	Functional description	. 3
8	Limiting values	. 4
9	Recommended operating conditions	. 4
10	Static characteristics	. 5
11	Dynamic characteristics	11
12	Waveforms	23
13	Application information.	25
13 13.1	Application information	
13.1	Unidirectional logic level-shifting application .	25 26
13.1 13.2	Unidirectional logic level-shifting application . Bidirectional logic level-shifting application	25 26 27
13.1 13.2 13.3	Unidirectional logic level-shifting application . Bidirectional logic level-shifting application Power-up considerations	25 26 27 27
13.1 13.2 13.3 13.4	Unidirectional logic level-shifting application . Bidirectional logic level-shifting application Power-up considerations Enable times.	25 26 27 27 28
13.1 13.2 13.3 13.4 14	Unidirectional logic level-shifting application . Bidirectional logic level-shifting application Power-up considerations . Enable times. Package outline	25 26 27 27 28 33
13.1 13.2 13.3 13.4 14 15	Unidirectional logic level-shifting application . Bidirectional logic level-shifting application Power-up considerations Enable times	25 26 27 27 28 33 33
13.1 13.2 13.3 13.4 14 15 16	Unidirectional logic level-shifting application . Bidirectional logic level-shifting application Power-up considerations . Enable times Package outline . Abbreviations. Revision history	25 26 27 27 28 33 33 34
13.1 13.2 13.3 13.4 14 15 16 17	Unidirectional logic level-shifting application . Bidirectional logic level-shifting application Power-up considerations . Enable times. Package outline Abbreviations Revision history Legal information	25 26 27 27 28 33 33 34 34
13.1 13.2 13.3 13.4 14 15 16 17 17.1	Unidirectional logic level-shifting application . Bidirectional logic level-shifting application Power-up considerations . Enable times. Package outline . Abbreviations . Revision history . Legal information . Data sheet status .	25 26 27 27 28 33 33 34 34
13.1 13.2 13.3 13.4 14 15 16 17 17.1 17.2	Unidirectional logic level-shifting application . Bidirectional logic level-shifting application Power-up considerations . Enable times. Package outline . Abbreviations . Revision history . Legal information . Data sheet status . Definitions.	25 26 27 27 28 33 33 34 34 34 34
13.1 13.2 13.3 13.4 14 15 16 17 17.1 17.2 17.3	Unidirectional logic level-shifting application . Bidirectional logic level-shifting application Power-up considerations . Enable times. Package outline . Abbreviations . Revision history . Legal information . Data sheet status . Definitions. Disclaimers	25 26 27 28 33 33 34 34 34 34 34 35

Please be aware that important notices concerning this document and the product(s) described herein, have been included in section 'Legal information'.

© NXP B.V. 2012.

All rights reserved.

For more information, please visit: http://www.nxp.com For sales office addresses, please send an email to: salesaddresses@nxp.com

Date of release: 9 August 2012 Document identifier: 74AUP1T45