24-bit bus switch Rev. 6 — 15 December 2011

#### **General description** 1.

The 74CBTLV16211 provides a dual 12-bit high-speed bus switch with separate output enable inputs (1OE, 2OE). The low on-state resistance of the switch allows connections to be made with minimal propagation delay. The switch is disabled (high-impedance OFF-state) when the output enable (nOE) input is HIGH.

To ensure the high-impedance OFF-state during power-up or power-down,  $1\overline{OE}$  and  $2\overline{OE}$ should be tied to the V<sub>CC</sub> through a pull-up resistor. The minimum value of the resistor is determined by the current-sinking capability of the driver.

Schmitt trigger action at control input makes the circuit tolerant to slower input rise and fall times across the entire  $V_{CC}$  range from 2.3 V to 3.6 V.

This device is fully specified for partial power-down applications using I<sub>OFF</sub>. The I<sub>OFF</sub> circuitry disables the output, preventing the damaging backflow current through the device when it is powered down.

#### Features and benefits 2.

- Supply voltage range from 2.3 V to 3.6 V
- High noise immunity
- Complies with JEDEC standard:
  - JESD8-5 (2.3 V to 2.7 V)
  - JESD8-B/JESD36 (2.7 V to 3.6 V)
- ESD protection:
  - HBM JESD22-A114F exceeds 2000 V
  - MM JESD22-A115-A exceeds 200 V
  - CDM AEC-Q100-011 revision B exceeds 1000 V
- **5**  $\Omega$  switch connection between two ports
- Rail to rail switching on data I/O ports
- CMOS low power consumption
- Latch-up performance exceeds 250 mA per JESD78B Class I level A
- I<sub>OFF</sub> circuitry provides partial Power-down mode operation
- TSSOP56 packages: SOT364-1 and SOT481-2
- Specified from -40 °C to +85 °C and -40 °C to +125 °C





24-bit bus switch

### 3. Ordering information

| Table 1. Ordering information |                      |         |   |          |  |  |  |  |  |
|-------------------------------|----------------------|---------|---|----------|--|--|--|--|--|
| Type number                   | Package              | Package |   |          |  |  |  |  |  |
|                               | Temperature<br>range | Name    | Description   | Version  |  |  |  |  |  |
| 74CBTLV16211DGG               | –40 °C to +125 °C    | TSSOP56 | plastic thin shrink small outline package; 56 leads;<br>body width 6.1 mm | SOT364-1 |  |  |  |  |  |
| 74CBTLV16211DGV               | –40 °C to +125 °C    | TSSOP56 | plastic thin shrink small outline package; 56 leads; body width 4.4 mm    | SOT481-2 |  |  |  |  |  |

### 4. Functional diagram








24-bit bus switch

### 5. Pinning information

### 5.1 Pinning



### 5.2 Pin description

| Table 2.   Pin desc | cription                                       |                             |
|---------------------|--|-----------------------------|
| Symbol              | Pin  | Description                 |
| n.c.                | 1  | not connected               |
| 1A0 to 1A11         | 2, 3, 4, 5, 6, 7, 9, 10, 11, 12, 13, 14        | independent input or output |
| 2A0 to 2A11         | 15, 16, 18, 20, 21, 22, 23, 24, 25, 26, 27, 28 | independent input or output |
| GND                 | 8, 19, 38, 49                                  | ground (0 V)                |
| V <sub>CC</sub>     | 17   | supply voltage              |
| 2B0 to 2B11         | 41, 40, 39, 37, 36, 35, 34, 33, 32, 31, 30, 29 | independent input or output |

74CBTLV16211

. .

.

. ..

| Table 2.         Pin descriptioncontinued |  |                                  |  |  |  |  |  |  |
|---|--|----------------------------------|--|--|--|--|--|--|
| Symbol                                    | Pin  | Description                      |  |  |  |  |  |  |
| 1B0 to 1B11                               | 54, 53, 52, 51, 50, 48, 47, 46, 45, 44, 43, 42 | independent input or output      |  |  |  |  |  |  |
| 2 <mark>0E</mark>                         | 55   | output enable input (active-LOW) |  |  |  |  |  |  |
| 1 <del>0E</del>                           | 56   | output enable input (active-LOW) |  |  |  |  |  |  |

### 6. Functional description

#### Table 3.Function table<sup>[1]</sup>

| Output enable input OE | Function switch |
|------------------------|-----------------|
| L                      | ON-state        |
| Н                      | OFF-state       |

[1] H = HIGH voltage level; L = LOW voltage level.

### 7. Limiting values

#### Table 4. Limiting values

In accordance with the Absolute Maximum Rating System (IEC 60134). Voltages are referenced to GND (ground = 0 V).

|                  |                         |                                   |                 | -                     |      |
|------------------|-------------------------|-----------------------------------|-----------------|-----------------------|------|
| Symbol           | Parameter               | Conditions                        | Min             | Max                   | Unit |
| V <sub>CC</sub>  | supply voltage          |                                   | -0.5            | +4.6                  | V    |
| VI               | input voltage           |                                   | <u>[1]</u> –0.5 | +4.6                  | V    |
| V <sub>SW</sub>  | switch voltage          | enable and disable mode           | <u>[1]</u> –0.5 | V <sub>CC</sub> + 0.5 | V    |
| I <sub>IK</sub>  | input clamping current  | V <sub>1</sub> < -0.5 V           | -50             | -                     | mA   |
| I <sub>SK</sub>  | switch clamping current | V <sub>1</sub> < -0.5 V           | -50             | -                     | mA   |
| I <sub>SW</sub>  | switch current          | $V_{SW} = 0 V \text{ to } V_{CC}$ | -               | ±128                  | mA   |
| I <sub>CC</sub>  | supply current          |                                   | -               | +100                  | mA   |
| I <sub>GND</sub> | ground current          |                                   | -100            | -                     | mA   |
| T <sub>stg</sub> | storage temperature     |                                   | -65             | +150                  | °C   |
| P <sub>tot</sub> | total power dissipation | $T_{amb}$ = -40 °C to +125 °C     | [2] _           | 600                   | mW   |
|                  |                         |                                   |                 |                       |      |

[1] The minimum input and output voltage ratings may be exceeded if the input and output current ratings are observed.

[2] For TSSOP56 packages: above 55 °C the value of P<sub>tot</sub> derates linearly with 8.0 mW/K.

### 8. Recommended operating conditions

#### Table 5. Recommended operating conditions

| Symbol                | Parameter                           | Conditions                | Min          | Max             | Unit |
|-----------------------|-------------------------------------|---------------------------|--------------|-----------------|------|
| V <sub>CC</sub>       | supply voltage                      |                           | 2.3          | 3.6             | V    |
| VI                    | input voltage                       |                           | 0            | 3.6             | V    |
| V <sub>SW</sub>       | switch voltage                      | enable and disable mode   | 0            | V <sub>CC</sub> | V    |
| T <sub>amb</sub>      | ambient temperature                 |                           | -40          | +125            | °C   |
| $\Delta t / \Delta V$ | input transition rise and fall rate | $V_{CC}$ = 2.3 V to 3.6 V | <u>[1]</u> 0 | 200             | ns/V |

[1] Applies to control signal levels.

All information provided in this document is subject to legal disclaimers.

### 9. Static characteristics

#### Table 6. Static characteristics


At recommended operating conditions voltages are referenced to GND (ground = 0 V).

| Symbol              | Parameter                    | er Conditions  |     | –40 °C to            | +85 °C | T <sub>amb</sub> = -40 ° | Unit |    |
|---------------------|------------------------------|--|-----|----------------------|--------|--------------------------|------|----|
|                     |                              |  | Min | Typ <mark>[1]</mark> | Max    | Min                      | Max  |    |
| V <sub>IH</sub>     | HIGH-level                   | $V_{CC}$ = 2.3 V to 2.7 V  | 1.7 | -                    | -      | 1.7                      | -    | V  |
|                     | input voltage                | $V_{CC} = 3.0 \text{ V} \text{ to } 3.6 \text{ V}$   | 2.0 | -                    | -      | 2.0                      | -    | V  |
| V <sub>IL</sub>     |                              | $V_{CC}$ = 2.3 V to 2.7 V  | -   | -                    | 0.7    | -                        | 0.7  | V  |
|                     | voltage                      | $V_{CC} = 3.0 \text{ V} \text{ to } 3.6 \text{ V}$   | -   | -                    | 0.9    | -                        | 0.9  | V  |
| II                  | input leakage<br>current     | pin n $\overline{OE}$ ; V <sub>I</sub> = GND to V <sub>CC</sub> ;<br>V <sub>CC</sub> = 3.6 V   | -   | -                    | ±1.0   | -                        | ±20  | μΑ |
| I <sub>S(OFF)</sub> | OFF-state<br>leakage current | $V_{CC}$ = 3.6 V; see Figure 4   | -   | -                    | ±1     | -                        | ±20  | μΑ |
| I <sub>S(ON)</sub>  | ON-state<br>leakage current  | $V_{CC}$ = 3.6 V; see <u>Figure 5</u>  | -   | -                    | ±1     | -                        | ±20  | μΑ |
| I <sub>OFF</sub>    | power-off<br>leakage current | $V_{I}$ or $V_{O} = 0 V$ to 3.6 V;<br>$V_{CC} = 0 V$   | -   | -                    | ±10    | -                        | ±50  | μΑ |
| I <sub>CC</sub>     | supply current               |  | -   | -                    | 10     | -                        | 50   | μA |
| $\Delta I_{CC}$     | additional supply current    | pin n $\overline{OE}$ ; V <sub>1</sub> = V <sub>CC</sub> - 0.6 V;<br>V <sub>SW</sub> = GND or V <sub>CC</sub> ;<br>V <sub>CC</sub> = 3.6 V | 1 - | -                    | 300    | -                        | 2000 | μA |
| CI                  | input<br>capacitance         | pin n $\overline{OE}$ ; V <sub>CC</sub> = 3.3 V;<br>V <sub>I</sub> = 0 V to 3.3 V  | -   | 0.9                  | -      | -                        | -    | pF |
| $C_{S(OFF)}$        | OFF-state capacitance        | $V_{CC}$ = 3.3 V; $V_{I}$ = 0 V to 3.3 V   | -   | 5.2                  | -      | -                        | -    | pF |
| $C_{S(ON)}$         | ON-state capacitance         | $V_{CC}$ = 3.3 V; $V_{I}$ = 0 V to 3.3 V   | -   | 14.3                 | -      | -                        | -    | pF |

[1] All typical values are measured at  $T_{amb} = 25 \text{ °C}$ .

[2] One input at 3 V, other inputs at V<sub>CC</sub> or GND.

### 9.1 Test circuits



### 9.2 ON resistance

#### Table 7. Resistance R<sub>ON</sub>


At recommended operating conditions; voltages are referenced to GND (ground = 0 V); for test circuit see Figure 6.

| Symbol                      | Parameter     | Conditions  | T <sub>amb</sub> = | –40 °C to            | +85 °C | T <sub>amb</sub> = -40 ° | °C to +125 °C | Unit |
|-----------------------------|---------------|---|--------------------|----------------------|--------|--------------------------|---------------|------|
|                             |               |   | Min                | Typ <mark>[1]</mark> | Max    | Min                      | Max           |      |
| R <sub>ON</sub> ON resistan | ON resistance | $V_{CC} = 2.3 V \text{ to } 2.7 V;$<br>see <u>Figure 7</u> to <u>Figure 9</u>     | 2 <u>]</u>         |                      |        |                          |               |      |
|                             |               | $I_{SW} = 64 \text{ mA}; V_I = 0 \text{ V}$                                       | -                  | 4.2                  | 8.0    | -                        | 15.0          | Ω    |
|                             |               | $I_{SW} = 24 \text{ mA}; V_I = 0 \text{ V}$                                       | -                  | 4.2                  | 8.0    | -                        | 15.0          | Ω    |
|                             |               | $I_{SW}$ = 15 mA; V <sub>I</sub> = 1.7 V  | -                  | 8.4                  | 40     | -                        | 60.0          | Ω    |
|                             |               | $V_{CC} = 3.0 \text{ V} \text{ to } 3.6 \text{ V};$<br>see Figure 10 to Figure 12 |                    |                      |        |                          |               |      |
|                             |               | $I_{SW} = 64 \text{ mA}; V_{I} = 0 \text{ V}$                                     | -                  | 4.0                  | 7.0    | -                        | 11.0          | Ω    |
|                             |               | $I_{SW} = 24 \text{ mA}; V_I = 0 \text{ V}$                                       | -                  | 4.0                  | 7.0    | -                        | 11.0          | Ω    |
|                             |               | $I_{SW}$ = 15 mA; V <sub>I</sub> = 2.4 V  | -                  | 6.2                  | 15     | -                        | 25.5          | Ω    |

[1] Typical values are measured at  $T_{amb}$  = 25  $^\circ C$  and nominal  $V_{CC}.$ 

[2] Measured by the voltage drop between the A and B terminals at the indicated current through the switch. ON-state resistance is determined by the lower of the voltages of the two (A or B) terminals.


### 9.3 ON resistance test circuit and graphs



### **NXP Semiconductors**

## 74CBTLV16211


24-bit bus switch



### **NXP Semiconductors**

## 74CBTLV16211

#### 24-bit bus switch



### **10.** Dynamic characteristics

#### Table 8. Dynamic characteristics

| GND = 0 V; | for test circuit | see Figure 1 | 5 |
|------------|------------------|--------------|---|
|------------|------------------|--------------|---|

| Symbol           | Parameter         | Conditions   |               | T <sub>amb</sub> = - | –40 °C to | +85 °C | T <sub>amb</sub> = -40 ° | C to +125 °C | Unit |
|------------------|-------------------|--|---------------|----------------------|-----------|--------|--------------------------|--------------|------|
|                  |                   |  |               | Min                  | Typ[1]    | Max    | Min                      | Max          |      |
| t <sub>pd</sub>  | propagation delay | nAn to nBn or nBn to<br>nAn; see <u>Figure 13</u>        | <u>[2][3]</u> |                      |           |        |                          |              |      |
|                  |                   | $V_{CC}$ = 2.3 V to 2.7 V                                |               | -                    | -         | 0.13   | -                        | 0.2          | ns   |
|                  |                   | $V_{CC} = 3.0 \text{ V} \text{ to } 3.6 \text{ V}$       |               | -                    | -         | 0.2    | -                        | 0.31         | ns   |
| t <sub>en</sub>  | enable time       | n <mark>OE</mark> to nAn or nBn;<br>see <u>Figure 14</u> | <u>[4]</u>    |                      |           |        |                          |              |      |
|                  |                   | $V_{CC}$ = 2.3 V to 2.7 V                                |               | 1.0                  | 2.0       | 7.0    | 1.0                      | 7.8          | ns   |
|                  |                   | $V_{CC} = 3.0 \text{ V} \text{ to } 3.6 \text{ V}$       |               | 1.0                  | 1.7       | 6.2    | 1.0                      | 6.8          | ns   |
| t <sub>dis</sub> | disable time      | n <del>OE</del> to nAn or nBn;<br>see <u>Figure 14</u>   | <u>[5]</u>    |                      |           |        |                          |              |      |
|                  |                   | $V_{CC}$ = 2.3 V to 2.7 V                                |               | 1.0                  | 2.6       | 7.2    | 1.0                      | 8.1          | ns   |
|                  |                   | $V_{CC} = 3.0 \text{ V} \text{ to } 3.6 \text{ V}$       |               | 1.0                  | 3.0       | 7.7    | 1.0                      | 8.8          | ns   |

[1] All typical values are measured at  $T_{amb}$  = 25 °C and at nominal V<sub>CC</sub>.

[2] The propagation delay is the calculated RC time constant of the on-state resistance of the switch and the load capacitance, when driven by an ideal voltage source (zero output impedance).

 $[3] \quad t_{pd} \text{ is the same as } t_{PLH} \text{ and } t_{PHL}.$ 


[4]  $t_{en}$  is the same as  $t_{PZH}$  and  $t_{PZL}$ .

[5]  $t_{dis}$  is the same as  $t_{PHZ}$  and  $t_{PLZ}$ .




24-bit bus switch

### 11. Waveforms



| Supply voltage  | Input          |                 |               | Output         | Output                   |                          |  |
|-----------------|----------------|-----------------|---------------|----------------|--------------------------|--------------------------|--|
| V <sub>CC</sub> | V <sub>M</sub> | VI              | $t_r = t_f$   | V <sub>M</sub> | V <sub>X</sub>           | V <sub>Y</sub>           |  |
| 2.3 V to 2.7 V  | $0.5V_{CC}$    | V <sub>CC</sub> | $\leq$ 2.0 ns | $0.5V_{CC}$    | V <sub>OL</sub> + 0.15 V | V <sub>OH</sub> – 0.15 V |  |
| 3.0 V to 3.6 V  | $0.5V_{CC}$    | V <sub>CC</sub> | $\leq$ 2.0 ns | $0.5V_{CC}$    | V <sub>OL</sub> + 0.3 V  | $V_{OH} - 0.3 \ V$       |  |




74CBTLV16211 Product data sheet

#### **NXP Semiconductors**

## 74CBTLV16211

#### 24-bit bus switch




#### Table 10. Test data

| Supply voltage  | Load  |       | V <sub>EXT</sub>                    |                                     |                                     |
|-----------------|-------|-------|-------------------------------------|-------------------------------------|-------------------------------------|
| V <sub>cc</sub> | CL    | RL    | t <sub>PLH</sub> , t <sub>PHL</sub> | t <sub>PZH</sub> , t <sub>PHZ</sub> | t <sub>PZL</sub> , t <sub>PLZ</sub> |
| 2.3 V to 2.7 V  | 30 pF | 500 Ω | open                                | GND                                 | 2V <sub>CC</sub>                    |
| 3.0 V to 3.6 V  | 50 pF | 500 Ω | open                                | GND                                 | 2V <sub>CC</sub>                    |

24-bit bus switch

### 12. Package outline



#### Fig 16. Package outline SOT364-1 (TSSOP56)

All information provided in this document is subject to legal disclaimers.

TSSOP56: plastic thin shrink small outline package; 56 leads; body width 4.4 mm SOT481-2 D Х /7 y  $\mathsf{H}_\mathsf{E}$ = v M A -Z 56 (A<sub>3</sub>)  $A_2$ A۱ pin 1 index detail X Π28 → bp ⊕ w M е 2.5 5 mm Λ scale DIMENSIONS (mm are the original dimensions) Α E (2) Z (1) D (1) Lр UNIT A<sub>2</sub> A3 A<sub>1</sub> с е Η<sub>E</sub> L v w у θ <sup>b</sup>p max 0.15 1.05 0.23 0.20 11.4 4.5 6.6 0.75 0.4 8° mm 1.2 0.25 1 0.2 0.07 0.08 0.4 0<sup>0</sup> 0.05 0.80 0.09 11.2 6.2 0.45 0.13 4.3 0.1 Notes 1. Plastic or metal protrusions of 0.15 mm maximum per side are not included. 2. Plastic or metal protrusions of 0.25 mm maximum per side are not included. REFERENCES EUROPEAN OUTLINE **ISSUE DATE** VERSION PROJECTION IEC JEDEC JEITA  $\odot$ SOT481-2 MO-194 - - -01-11-24 - - -Ē

Fig 17. Package outline SOT481-2 (TSSOP56)



### 13. Abbreviations

| Table 11. Abbreviations |   |  |  |  |
|-------------------------|---|--|--|--|
| Acronym                 | Description                             |  |  |  |
| CDM                     | Charged Device Model                    |  |  |  |
| CMOS                    | Complementary Metal-Oxide Semiconductor |  |  |  |
| DUT                     | Device Under Test                       |  |  |  |
| ESD                     | ElectroStatic Discharge                 |  |  |  |
| HBM                     | Human Body Model                        |  |  |  |
| MM                      | Machine Model                           |  |  |  |
|                         |   |  |  |  |

## 14. Revision history

| Table 12. Revision history |                                 |                    |               |                  |  |  |  |
|----------------------------|---------------------------------|--------------------|---------------|------------------|--|--|--|
| Document ID                | Release date                    | Data sheet status  | Change notice | Supersedes       |  |  |  |
| 74CBTLV16211 v.6           | 20111215                        | Product data sheet | -             | 74CBTLV16211 v.5 |  |  |  |
| Modifications:             | <ul> <li>Legal pages</li> </ul> | s updated.         |               |                  |  |  |  |
| 74CBTLV16211 v.5           | 20101230                        | Product data sheet | -             | 74CBTLV16211 v.4 |  |  |  |
| 74CBTLV16211 v.4           | 20100816                        | Product data sheet | -             | 74CBTLV16211 v.3 |  |  |  |
| 74CBTLV16211 v.3           | 20100112                        | Product data sheet | -             | 74CBTLV16211 v.2 |  |  |  |
| 74CBTLV16211 v.2           | 20090826                        | Product data sheet | -             | 74CBTLV16211 v.1 |  |  |  |
| 74CBTLV16211 v.1           | 20080620                        | Product data sheet | -             | -                |  |  |  |
|                            |                                 |                    |               |                  |  |  |  |

### 15. Legal information

### 15.1 Data sheet status

| Document status[1][2]          | Product status <sup>[3]</sup> | Definition  |
|--------------------------------|-------------------------------|---|
| Objective [short] data sheet   | Development                   | This document contains data from the objective specification for product development. |
| Preliminary [short] data sheet | Qualification                 | This document contains data from the preliminary specification.                       |
| Product [short] data sheet     | Production                    | This document contains the product specification.                                     |

[1] Please consult the most recently issued document before initiating or completing a design.

[2] The term 'short data sheet' is explained in section "Definitions".

[3] The product status of device(s) described in this document may have changed since this document was published and may differ in case of multiple devices. The latest product status information is available on the Internet at URL <a href="http://www.nxp.com">http://www.nxp.com</a>.

#### 15.2 Definitions

**Draft** — The document is a draft version only. The content is still under internal review and subject to formal approval, which may result in modifications or additions. NXP Semiconductors does not give any representations or warranties as to the accuracy or completeness of information included herein and shall have no liability for the consequences of use of such information.

Short data sheet — A short data sheet is an extract from a full data sheet with the same product type number(s) and title. A short data sheet is intended for quick reference only and should not be relied upon to contain detailed and full information. For detailed and full information see the relevant full data sheet, which is available on request via the local NXP Semiconductors sales office. In case of any inconsistency or conflict with the short data sheet, the full data sheet shall prevail.

**Product specification** — The information and data provided in a Product data sheet shall define the specification of the product as agreed between NXP Semiconductors and its customer, unless NXP Semiconductors and customer have explicitly agreed otherwise in writing. In no event however, shall an agreement be valid in which the NXP Semiconductors product is deemed to offer functions and qualities beyond those described in the Product data sheet.

### 15.3 Disclaimers

Limited warranty and liability — Information in this document is believed to be accurate and reliable. However, NXP Semiconductors does not give any representations or warranties, expressed or implied, as to the accuracy or completeness of such information and shall have no liability for the consequences of use of such information.

In no event shall NXP Semiconductors be liable for any indirect, incidental, punitive, special or consequential damages (including - without limitation - lost profits, lost savings, business interruption, costs related to the removal or replacement of any products or rework charges) whether or not such damages are based on tort (including negligence), warranty, breach of contract or any other legal theory.

Notwithstanding any damages that customer might incur for any reason whatsoever, NXP Semiconductors' aggregate and cumulative liability towards customer for the products described herein shall be limited in accordance with the *Terms and conditions of commercial sale* of NXP Semiconductors.

**Right to make changes** — NXP Semiconductors reserves the right to make changes to information published in this document, including without limitation specifications and product descriptions, at any time and without notice. This document supersedes and replaces all information supplied prior to the publication hereof.

Suitability for use — NXP Semiconductors products are not designed, authorized or warranted to be suitable for use in life support, life-critical or safety-critical systems or equipment, nor in applications where failure or malfunction of an NXP Semiconductors product can reasonably be expected to result in personal injury, death or severe property or environmental damage. NXP Semiconductors accepts no liability for inclusion and/or use of NXP Semiconductors products in such equipment or applications and therefore such inclusion and/or use is at the customer's own risk.

**Applications** — Applications that are described herein for any of these products are for illustrative purposes only. NXP Semiconductors makes no representation or warranty that such applications will be suitable for the specified use without further testing or modification.

Customers are responsible for the design and operation of their applications and products using NXP Semiconductors products, and NXP Semiconductors accepts no liability for any assistance with applications or customer product design. It is customer's sole responsibility to determine whether the NXP Semiconductors product is suitable and fit for the customer's applications and products planned, as well as for the planned application and use of customer's third party customer(s). Customers should provide appropriate design and operating safeguards to minimize the risks associated with their applications and products.

NXP Semiconductors does not accept any liability related to any default, damage, costs or problem which is based on any weakness or default in the customer's applications or products, or the application or use by customer's third party customer(s). Customer is responsible for doing all necessary testing for the customer's applications and products using NXP Semiconductors products in order to avoid a default of the applications and the products or of the application or use by customer's third party customer(s). NXP does not accept any liability in this respect.

Limiting values — Stress above one or more limiting values (as defined in the Absolute Maximum Ratings System of IEC 60134) will cause permanent damage to the device. Limiting values are stress ratings only and (proper) operation of the device at these or any other conditions above those given in the Recommended operating conditions section (if present) or the Characteristics sections of this document is not warranted. Constant or repeated exposure to limiting values will permanently and irreversibly affect the quality and reliability of the device.

Terms and conditions of commercial sale — NXP Semiconductors products are sold subject to the general terms and conditions of commercial sale, as published at <a href="http://www.nxp.com/profile/terms">http://www.nxp.com/profile/terms</a>, unless otherwise agreed in a valid written individual agreement. In case an individual agreement is concluded only the terms and conditions of the respective agreement shall apply. NXP Semiconductors hereby expressly objects to applying the customer's general terms and conditions with regard to the purchase of NXP Semiconductors products by customer.

**No offer to sell or license** — Nothing in this document may be interpreted or construed as an offer to sell products that is open for acceptance or the grant, conveyance or implication of any license under any copyrights, patents or other industrial or intellectual property rights.

**Export control** — This document as well as the item(s) described herein may be subject to export control regulations. Export might require a prior authorization from competent authorities.

14 of 16

#### 24-bit bus switch

**Non-automotive qualified products** — Unless this data sheet expressly states that this specific NXP Semiconductors product is automotive qualified, the product is not suitable for automotive use. It is neither qualified nor tested in accordance with automotive testing or application requirements. NXP Semiconductors accepts no liability for inclusion and/or use of non-automotive qualified products in automotive equipment or applications.

In the event that customer uses the product for design-in and use in automotive applications to automotive specifications and standards, customer (a) shall use the product without NXP Semiconductors' warranty of the product for such automotive applications, use and specifications, and (b) whenever customer uses the product for automotive applications beyond

### **16. Contact information**

NXP Semiconductors' specifications such use shall be solely at customer's own risk, and (c) customer fully indemnifies NXP Semiconductors for any liability, damages or failed product claims resulting from customer design and use of the product for automotive applications beyond NXP Semiconductors' standard warranty and NXP Semiconductors' product specifications.

### 15.4 Trademarks

Notice: All referenced brands, product names, service names and trademarks are the property of their respective owners.

For more information, please visit: http://www.nxp.com

For sales office addresses, please send an email to: <a href="mailto:salesaddresses@nxp.com">salesaddresses@nxp.com</a>

### **17. Contents**

| 1    | General description 1                   |
|------|---|
| 2    | Features and benefits 1                 |
| 3    | Ordering information 2                  |
| 4    | Functional diagram 2                    |
| 5    | Pinning information 3                   |
| 5.1  | Pinning 3                               |
| 5.2  | Pin description 3                       |
| 6    | Functional description 4                |
| 7    | Limiting values 4                       |
| 8    | Recommended operating conditions 4      |
| 9    | Static characteristics 5                |
| 9.1  | Test circuits 5                         |
| 9.2  | ON resistance 6                         |
| 9.3  | ON resistance test circuit and graphs 6 |
| 10   | Dynamic characteristics 8               |
| 11   | Waveforms 9                             |
| 12   | Package outline 11                      |
| 13   | Abbreviations 13                        |
| 14   | Revision history 13                     |
| 15   | Legal information 14                    |
| 15.1 | Data sheet status 14                    |
| 15.2 | Definitions 14                          |
| 15.3 | Disclaimers                             |
| 15.4 | Trademarks 15                           |
| 16   | Contact information 15                  |
| 17   | Contents 16                             |

Please be aware that important notices concerning this document and the product(s) described herein, have been included in section 'Legal information'.

© NXP B.V. 2011.

All rights reserved.

For more information, please visit: http://www.nxp.com For sales office addresses, please send an email to: salesaddresses@nxp.com

Date of release: 15 December 2011 Document identifier: 74CBTLV16211