Unit: mm

TOSHIBA Field Effect Transistor Silicon N/P Channel MOS Type( $\pi$ -MOSVI)

# SSM6L09FU

# Power Management Switch High Speed Switching Applications

Small package

• Low on-resistance Q1:  $RDS(ON) = 0.7 \Omega (max) (@V_{GS} = 10 V)$ 


Q2:  $RDS(ON) = 2.7 \Omega (max) (@V_{GS} = -10 \text{ V})$ 

## Q1 Absolute Maximum Ratings (Ta = 25°C)

Characteristics		Symbol	Rating	Unit
Drain-Source voltage		$V_{DSS}$	30	V
Gate-Source voltage		V <sub>GSS</sub>	±20	V
Drain current	DC	ID	400	mA
	Pulse	I <sub>DP</sub>	800	IIIA

## **Q2** Absolute Maximum Ratings (Ta = 25°C)

Characteristics		Symbol	Rating	Unit
Drain-Source voltage		$V_{DSS}$	-30	V
Gate-Source voltage		V <sub>GSS</sub>	±20	٧
Drain current	DC	I <sub>D</sub>	-200	mA
	Pulse	I <sub>DP</sub>	-400	IIIA



Weight: 6.8 mg (typ.)


# Absolute Maximum Ratings (Q1, Q2 common) (Ta = 25°C)

Characteristics	Symbol	Rating	Unit
Power dissipation	P <sub>D</sub> (Note 1)	300	mW
Channel temperature	T <sub>ch</sub>	150	°C
Storage temperature range	T <sub>stg</sub>	-55~150	°C


Note: Using continuously under heavy loads (e.g. the application of high temperature/current/voltage and the significant change in temperature, etc.) may cause this product to decrease in the reliability significantly even if the operating conditions (i.e. operating temperature/current/voltage, etc.) are within the absolute maximum ratings.

Please design the appropriate reliability upon reviewing the Toshiba Semiconductor Reliability Handbook ("Handling Precautions"/"Derating Concept and Methods") and individual reliability data (i.e. reliability test report and estimated failure rate, etc).


Note 1: Total rating, mounted on FR4 board (25.4 mm  $\times$  25.4 mm  $\times$  1.6 mm, Cu Pad: 0.32 mm $^2$   $\times$  6)



# Marking(top view)



## **Equivalent Circuit**



## **Handling Precaution**


When handling individual devices (which are not yet mounted on a circuit board), ensure that the environment is protected against static electricity. Operators should wear anti-static clothing, and containers and other objects that come into direct contact with devices should be made of anti-static materials.

## Q1 Electrical Characteristics (Ta = 25°C)

Characteristics		Symbol	Test Condition	Min.	Тур.	Max.	Unit
Gate leakage current		I <sub>GSS</sub>	$V_{GS} = \pm 16 \text{ V}, V_{DS} = 0$	_	_	±1	μА
Drain-Source breakdown voltage		V (BR) DSS	$I_D = 1 \text{ mA}, V_{GS} = 0$	30	_	_	V
Drain cut-off current		I <sub>DSS</sub>	V <sub>DS</sub> = 30 V, V <sub>GS</sub> = 0	_	_	1	μА
Gate threshold voltage		$V_{th}$	V <sub>DS</sub> = 5 V, I <sub>D</sub> = 0.1 mA	1.1	_	1.8	V
Forward transfer admittance		Y <sub>fs</sub>	$V_{DS} = 5 \text{ V}, I_D = 200 \text{ mA}$ (Note2)	270	_	_	mS
Drain-Source on-resistance		R <sub>DS</sub> (ON)	$I_D = 200 \text{ mA}, V_{GS} = 10 \text{ V}$ (Note2)	_	0.5	0.7	Ω
			$I_D = 200 \text{ mA}, V_{GS} = 4 \text{ V}$ (Note2)	_	0.8	1.2	
			I <sub>D</sub> = 200 mA, V <sub>GS</sub> = 3.3 V (Note2)	_	1.0	1.7	
Input capacitance		C <sub>iss</sub>		_	20	_	pF
Reverse transfer capacitance		C <sub>rss</sub>	$V_{DS} = 5 \text{ V}, V_{GS} = 0, f = 1 \text{ MHz}$	_	7	-	pF
Output capacitance		C <sub>oss</sub>		_	16	_	pF
Switching time	Turn-on time	t <sub>on</sub>	$V_{DD} = 5 \text{ V}, I_D = 200 \text{ mA},$	_	72	_	ns
	Turn-off time	t <sub>off</sub>	V <sub>GS</sub> = 0 to 4 V	_	68	_	

Note2: Pulse test

## **Switching Time Test Circuit**



#### **Precaution**


 $V_{th}$  can be expressed as the voltage between the gate and source when the low operating current value is ID = 0.1 mA for this product. For normal switching operation,  $V_{GS}$  (on) requires a higher voltage than  $V_{th}$  and  $V_{GS}$  (off) requires a lower voltage than  $V_{th}$ . (The relationship can be established as follows:  $V_{GS}$  (off)  $< V_{th} < V_{GS}$  (on).) Be sure to take this into consideration when using the device.

## **Q2 Electrical Characteristics (Ta = 25°C)**

Characteristics		Symbol	Test Condition	Min.	Тур.	Max.	Unit
Gate leakage current		I <sub>GSS</sub>	$V_{GS} = \pm 16 \text{ V}, V_{DS} = 0$	_	_	±1	μΑ
Drain-Source breakdov	wn voltage	V (BR) DSS	$I_D = -1 \text{ mA}, V_{GS} = 0$	-30	_	_	V
Drain cut-off current		I <sub>DSS</sub>	$V_{DS} = -30 \text{ V}, V_{GS} = 0$	_	_	-1	μА
Gate threshold voltage		$V_{th}$	$V_{DS} = -5 \text{ V}, I_D = -0.1 \text{ mA}$	-1.1	_	-1.8	V
Forward transfer admittance		Y <sub>fs</sub>	$V_{DS} = -5 \text{ V}, I_D = -100 \text{ mA} \text{ (Note3)}$	115	_	_	mS
Drain-Source on-resistance		R <sub>DS</sub> (ON)	$I_D = -100 \text{ mA}, V_{GS} = -10 \text{ V (Note3)}$	_	2.1	2.7	Ω
			$I_D = -100 \text{ mA}, V_{GS} = -4 \text{ V}$ (Note3)	_	3.3	4.2	
			$I_D = -100 \text{ mA}, V_{GS} = -3.3 \text{ V(Note3)}$	_	4.0	6.0	
Input capacitance		C <sub>iss</sub>	$V_{DS} = -5 \text{ V}, V_{GS} = 0, f = 1 \text{ MHz}$	_	22	_	pF
Reverse transfer capacitance		C <sub>rss</sub>	$V_{DS} = -5 \text{ V}, V_{GS} = 0, f = 1 \text{ MHz}$	_	5	_	pF
Output capacitance		Coss	$V_{DS} = -5 \text{ V}, V_{GS} = 0, f = 1 \text{ MHz}$	_	14	_	pF
Switching time	Turn-on time	t <sub>on</sub>	$V_{DD} = -5 \text{ V}, I_D = -100 \text{ mA},$	_	85	_	no
	Turn-off time	t <sub>off</sub>	$V_{GS} = 0$ to $-4$ V	_	85	_	ns

Note3: Pulse test

## **Switching Time Test Circuit**





#### **Precaution**


 $V_{th}$  can be expressed as voltage between gate and source when low operating current value is ID = -0.1 mA for this product. For normal switching operation,  $V_{GS}$  (on) requires higher voltage than  $V_{th}$  and  $V_{GS}$  (off) requires lower voltage than  $V_{th}$ . (Relationship can be established as follows:  $V_{GS}$  (off)  $< V_{th} < V_{GS}$  (on))


Please take this into consideration for using the device.


Q1 (Nch MOS FET)


















Q1 (Nch MOS FET)














Q2 (Pch MOS FET)


















Q2 (Pch MOS FET)










#### **Common Characteristics**



\*: Total rating

8 2011-02-02

#### RESTRICTIONS ON PRODUCT USE

- Toshiba Corporation, and its subsidiaries and affiliates (collectively "TOSHIBA"), reserve the right to make changes to the information in this document, and related hardware, software and systems (collectively "Product") without notice.
- This document and any information herein may not be reproduced without prior written permission from TOSHIBA. Even with TOSHIBA's written permission, reproduction is permissible only if reproduction is without alteration/omission.
- Though TOSHIBA works continually to improve Product's quality and reliability, Product can malfunction or fail. Customers are responsible for complying with safety standards and for providing adequate designs and safeguards for their hardware, software and systems which minimize risk and avoid situations in which a malfunction or failure of Product could cause loss of human life, bodily injury or damage to property, including data loss or corruption. Before customers use the Product, create designs including the Product, or incorporate the Product into their own applications, customers must also refer to and comply with (a) the latest versions of all relevant TOSHIBA information, including without limitation, this document, the specifications, the data sheets and application notes for Product and the precautions and conditions set forth in the "TOSHIBA Semiconductor Reliability Handbook" and (b) the instructions for the application with which the Product will be used with or for. Customers are solely responsible for all aspects of their own product design or applications, including but not limited to (a) determining the appropriateness of the use of this Product in such design or applications; (b) evaluating and determining the applicability of any information contained in this document, or in charts, diagrams, programs, algorithms, sample application circuits, or any other referenced documents; and (c) validating all operating parameters for such designs and applications. TOSHIBA ASSUMES NO LIABILITY FOR CUSTOMERS' PRODUCT DESIGN OR APPLICATIONS.
- Product is intended for use in general electronics applications (e.g., computers, personal equipment, office equipment, measuring equipment, industrial robots and home electronics appliances) or for specific applications as expressly stated in this document. Product is neither intended nor warranted for use in equipment or systems that require extraordinarily high levels of quality and/or reliability and/or a malfunction or failure of which may cause loss of human life, bodily injury, serious property damage or serious public impact ("Unintended Use"). Unintended Use includes, without limitation, equipment used in nuclear facilities, equipment used in the aerospace industry, medical equipment, equipment used for automobiles, trains, ships and other transportation, traffic signaling equipment, equipment used to control combustions or explosions, safety devices, elevators and escalators, devices related to electric power, and equipment used in finance-related fields. Do not use Product for Unintended Use unless specifically permitted in this document.
- · Do not disassemble, analyze, reverse-engineer, alter, modify, translate or copy Product, whether in whole or in part.
- Product shall not be used for or incorporated into any products or systems whose manufacture, use, or sale is prohibited under any
  applicable laws or regulations.
- The information contained herein is presented only as guidance for Product use. No responsibility is assumed by TOSHIBA for any infringement of patents or any other intellectual property rights of third parties that may result from the use of Product. No license to any intellectual property right is granted by this document, whether express or implied, by estoppel or otherwise.
- ABSENT A WRITTEN SIGNED AGREEMENT, EXCEPT AS PROVIDED IN THE RELEVANT TERMS AND CONDITIONS OF SALE
  FOR PRODUCT, AND TO THE MAXIMUM EXTENT ALLOWABLE BY LAW, TOSHIBA (1) ASSUMES NO LIABILITY
  WHATSOEVER, INCLUDING WITHOUT LIMITATION, INDIRECT, CONSEQUENTIAL, SPECIAL, OR INCIDENTAL DAMAGES OR
  LOSS, INCLUDING WITHOUT LIMITATION, LOSS OF PROFITS, LOSS OF OPPORTUNITIES, BUSINESS INTERRUPTION AND
  LOSS OF DATA, AND (2) DISCLAIMS ANY AND ALL EXPRESS OR IMPLIED WARRANTIES AND CONDITIONS RELATED TO
  SALE, USE OF PRODUCT, OR INFORMATION, INCLUDING WARRANTIES OR CONDITIONS OF MERCHANTABILITY, FITNESS
  FOR A PARTICULAR PURPOSE, ACCURACY OF INFORMATION, OR NONINFRINGEMENT.
- Do not use or otherwise make available Product or related software or technology for any military purposes, including without
  limitation, for the design, development, use, stockpiling or manufacturing of nuclear, chemical, or biological weapons or missile
  technology products (mass destruction weapons). Product and related software and technology may be controlled under the
  Japanese Foreign Exchange and Foreign Trade Law and the U.S. Export Administration Regulations. Export and re-export of Product
  or related software or technology are strictly prohibited except in compliance with all applicable export laws and regulations.
- Please contact your TOSHIBA sales representative for details as to environmental matters such as the RoHS compatibility of Product.
  Please use Product in compliance with all applicable laws and regulations that regulate the inclusion or use of controlled substances, including without limitation, the EU RoHS Directive. TOSHIBA assumes no liability for damages or losses occurring as a result of noncompliance with applicable laws and regulations.

9