## intersil

## Single Event and Total Dose Hardened, High-Speed, Dual Output PWMs

## IS-1825ASRH, IS-1825BSRH, IS-1825BSEH, ISL71823ASRH, ISL71823BSRH

The single event and total dose hardened pulse width modulators are designed to be used in high frequency, switching power supplies in either voltage or current-mode configurations. These designs include a precision voltage reference, a low power start-up circuit, a high frequency oscillator, a wide-band error amplifier and a fast current-limit comparator.

The IS-1825ASRH, IS-1825BSRH and IS-1825BSEH feature dual, alternating output operating from zero to less than 50\% duty-cycle, while the ISL71823ASRH and ISL71823BSRH features dual, in-phase output operating from zero to less than $100 \%$ duty cycle. The "B" versions test the delay from clock out to PWM output switching after power has been applied to the modulator ( $\mathrm{t}_{\text {PWM }}$ ) (see Figure 3). The ISL-825BSEH is wafer-by-wafer acceptance tested to $50 \mathrm{krad}(\mathrm{Si})$ at a low dose rate of 10mrad(Si)/s.

Constructed with the Intersil Rad-hard Silicon Gate (RSG) dielectrically isolated BiCMOS process, these devices are immune to single event latch-up and have been specifically designed to provide a high level of immunity to single event transients. All specified parameters are guaranteed and tested for $300 \mathrm{krad}(\mathrm{Si})$ total dose performance.

## Related Literature

- IS-1825ASRH Radiation Test Report
- IS-1825ASRH Single Event Effects Report


## Features

- Electrically screened to DLA SMD\# 5962-02511
- QML qualified per MIL-PRF-38535 requirements
- EH version is wafer-by-wafer acceptance tested to 50krad(Si) (LDR)
- Radiation environment
- High dose rate (50-300rad(Si)/s). . . . . . . . . . . 300krad(Si)
- Low dose rate (0.01rad(Si)/s) . . . . . . . . . . . . . . . . .50krad(Si)
- Latch-up immune................. . . dielectrically isolated
- SEU immune. . . . . . . . . . . . LET $=35 \mathrm{MeV} / \mathrm{mg} / \mathrm{cm}^{2}{ }^{(\text {max })}$
- Oscillator frequency. . . . . . . . . . . . . . . . . . . . . . . . . 1MHz (max)
- High output drive current . .................... . 1A peak (typ)
- Low start-up current. . . . . . . . . . . . . . . . . . . . . . . 300رA (max)
- Undervoltage lockout
- Start threshold . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 8.8 V (max)
- Stop threshold . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 7.6V (min)
- Hysteresis . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 300mV (min)
- Pulse-by-pulse current limiting
- Programmable leading edge blanking


## Applications

- Voltage or current-mode switching power supplies
- Control of high current MOSFET drivers
- Motor speed and direction control


## Pin Configurations



IS9-1825ASRH, IS9-1825BSRH, IS9-1825BSEH
ISL71823ASRHQF, ISL71823BSRHVF
(CDFP4-F20 FLATPACK) TOP VIEW


## IS-1825ASRH, IS-1825BSRH, IS-1825BSEH, ISL71823ASRH, ISL71823BSRH

## Ordering Information

| ORDERING/SMD NUMBERS (Note 1) | PART NUMBER (Notes 2, 3) | TEMPERATURE RANGE $\left({ }^{\circ} \mathrm{C}\right)$ | PACKAGE <br> (Pb-Free) | PKG. DWG. \# |
| :---: | :---: | :---: | :---: | :---: |
| ISO-1825ASRH/SAMPLE | ISO-1825ASRH/SAMPLE | -50 to +125 |  |  |
| 5962F0251101V9A | IS0-1825ASRH-Q | -50 to +125 | DIE |  |
| 5962F0251101QEC | IS1-1825ASRH-8 | -50 to +125 | 16 Ld SBDIP | D16.3 |
| 5962F0251101QXC | IS9-1825ASRH-8 | -50 to +125 | 20 Ld Flatpack | K20.A |
| 5962F0251101VEC | IS1-1825ASRH-Q | -50 to +125 | 16 Ld SBDIP | D16.3 |
| 5962F0251101VXC | IS9-1825ASRH-Q | -50 to +125 | 20 Ld Flatpack | K20.A |
| IS1-1825ASRH/PROTO | IS1-1825ASRH/PROTO | -50 to +125 | 16 Ld SBDIP | D16.3 |
| IS9-1825ASRH/PROTO | IS9-1825ASRH/PROTO | -50 to +125 | 20 Ld Flatpack | K20.A |
| 5962F0251102QEC | ISL71823ASRHQD | -50 to +125 | 16 Ld SBDIP | D16.3 |
| 5962F0251102QXC | ISL71823ASRHQF | -50 to +125 | 20 Ld Flatpack | K20.A |
| 5962F0251102VEC | ISL71823ASRHVD | -50 to +125 | 16 Ld SBDIP | D16.3 |
| 5962F0251102VXC | ISL71823ASRHVF | -50 to +125 | 20 Ld Flatpack | K20.A |
| 5962F0251102V9A | ISL71823ASRHVX | -50 to +125 | DIE |  |
| ISL71823ASRHD/PROTO | ISL71823ASRHD/PROTO | -50 to +125 | 16 Ld SBDIP | D16.3 |
| ISL71823ASRHF/PROTO | ISL71823ASRHF/PROTO | -50 to +125 | 20 Ld Flatpack | K20.A |
| ISL71823ASRHX/SAMPLE | ISL71823ASRHX/SAMPLE | -50 to +125 | DIE |  |
| 5962F0251103V9A | ISO-1825BSRH-Q | -50 to +125 | DIE |  |
| 5962F0251103QEC | IS1-1825BSRH-8 | -50 to +125 | 16 Ld SBDIP | D16.3 |
| 5962F0251103QXC | IS9-1825BSRH-8 | -50 to +125 | 20 Ld Flatpack | K20.A |
| 5962F0251103VEC | IS1-1825BSRH-Q | -50 to +125 | 16 Ld SBDIP | D16.3 |
| 5962F0251103VXC | IS9-1825BSRH-Q | -50 to +125 | 20 Ld Flatpack | K20.A |
| 5962F0251104QEC | ISL71823BSRHQD | -50 to +125 | 16 Ld SBDIP | D16.3 |
| 5962F0251104QXC | ISL71823BSRHQF | -50 to +125 | 20 Ld Flatpack | K20.A |
| 5962F0251104VEC | ISL71823BSRHVD | -50 to +125 | 16 Ld SBDIP | D16.3 |
| 5962F0251104VXC | ISL71823BSRHVF | -50 to +125 | 20 Ld Flatpack | K20.A |
| 5962F0251104V9A | ISL71823BSRHVX | -50 to +125 | DIE |  |
| 5962F0251105V9A | ISO-1825BSEH-Q | -50 to +125 | DIE |  |
| 5962F0251105VEC | IS1-1825BSEH-Q | -50 to +125 | 16 Ld SBDIP | D16.3 |
| 5962F0251105VXC | IS9-1825BSEH-Q | -50 to +125 | 20 Ld Flatpack | K20.A |
| 5962F1222801VXC | ISL70417SEHVF | -55 to +125 | 14 Ld Flatpack | K14.A |

NOTES:

1. Specifications for Rad Hard QML devices are controlled by the Defense Logistics Agency Land and Maritime (DLA). The SMD numbers listed in the "Ordering Information" table must be used when ordering.
2. These Intersil Pb-free Hermetic packaged products employ $100 \%$ Au plate -e4 termination finish, which is RoHS compliant and compatible with both SnPb and Pb -free soldering operations.
3. For Moisture Sensitivity Level (MSL), please see device information page for IS-1825ASRH, IS-1825BSRH IS-1825BSEH ISL71823ASRH ISL71823BSRH. For more information on MSL please see tech brief TB363.

## Typical Performance Curves



FIGURE 1. OSCILLATOR FREQUENCY vs $R_{t}$ AND $C_{t}$


FIGURE 2. MAXIMUM DUTY CYCLE vs $\mathbf{R}_{\mathbf{t}}$

## Timing Diagram



## Die Characteristics

## Die Dimensions

$4310 \mu \mathrm{~m} \times 5840 \mu \mathrm{~m}$ ( 170 mils $\times 230$ mils)
Thickness: $483 \mu \mathrm{~m} \pm 25.4 \mu \mathrm{~m}$ ( $19 \mathrm{mils} \pm 1 \mathrm{mil}$ )

## Interface Materials

## GLASSIVATION

Type: Phosphorus Silicon Glass (PSG)
Thickness: $8.0 \mathrm{kA} \pm 1.0 \mathrm{kA}$

## TOP METALLIZATION

Type: AICu (99.5\%/0.5\%)
Thickness: 16.0kA $\pm 2 \mathrm{kA}$

## PROCESS

Radiation Hardened Silicon Gate, Dielectric Isolation

## ASSEMBLY RELATED INFORMATION

## SUBSTRATE POTENTIAL

Unbiased (DI)

## ADDITIONAL INFORMATION

## WORST CASE CURRENT DENSITY

$<2 \times 10^{5} \mathrm{~A} / \mathrm{cm}^{2}$
Transistor Count:
585

BACKSIDE FINISH
Silicon
Metallization Mask Layout


## IS-1825ASRH, IS-1825BSRH, IS-1825BSEH, ISL71823ASRH,

## Revision History

The revision history provided is for informational purposes only and is believed to be accurate, but not warranted. Please go to web to make sure you have the latest Revision.

| DATE | REVISION | CHANGE |
| :---: | :--- | :--- |
| April 23, 2013 | FN9065.5 | Removed Part number IS-1825ASEH and added part numbers IS-1825BSEH, IS-1825BSRH, and <br> ISL71823BSRH to ordering information table on page page 2. <br> SMD numbers in Ordering Information table corrected. <br> Added timing diagram for CLK to OUT delay tPWM |
| April 5, 2012 | FN9065.4 | Updated to new Intersil template <br> Added Part IS-1825ASEH to Title and ordering information <br> Changed DSCC to DLA. |
| September 25, 2008 | FN9065.4 | Added typical oscillator performance curves. Updated ordering information by adding pkg and pkg dwg <br> number and also added sample parts. |
| February 19, 2008 | FN9065.3 | Added ISL71823ASRH which is a metal option of the IS-1825ASRH. |
| June 14, 2005 | FN9065.2 | Cosmetic edit only. Changed "u" to " $\mu$ " on pg 1 Features Added ISL71823ASRH which is a metal option of <br> the IS-1825ASRH. |
| June 14, 2005 | FN9065.1 | Removed "Trimmed Oscillator Discharge Current" from the Features section of both datasheets since the <br> oscillator is not trimmed. Cosmetic edit only. Changed "u" to " $\mu$ " on pg 1 Features |
| June 21, 2002 | FN9065.0 | Initial Release |

## About Intersil

Intersil Corporation is a leader in the design and manufacture of high-performance analog, mixed-signal and power management semiconductors. The company's products address some of the largest markets within the industrial and infrastructure, personal computing and high-end consumer markets. For more information about Intersil, visit our website at www.intersil.com.
For the most updated datasheet, application notes, related documentation and related parts, please see the respective product information page found at www.intersil.com. You may report errors or suggestions for improving this datasheet by visiting www.intersil.com/en/support/ask-an-expert.html. Reliability reports are also available from our website at http://www.intersil.com/en/support/qualandreliability.html\#reliability

[^0][^1]
## IS-1825ASRH, IS-1825BSRH, IS-1825BSEH, ISL71823ASRH, ISL71823BSRH

## Package Outline Drawing

## Ceramic Metal Seal Flatpack Packages (Flatpack)



NOTES:

1. Index area: A notch or a pin one identification mark shall be located adjacent to pin one and shall be located within the shaded area shown. The manufacturer's identification shall not be used as a pin one identification mark. Alternately, a tab (dimension k) may be used to identify pin one.
2. If a pin one identification mark is used in addition to a tab, the limits of dimension $k$ do not apply.
3. This dimension allows for off-center lid, meniscus, and glass overrun.
4. Dimensions b1 and c1 apply to lead base metal only. Dimension $M$ applies to lead plating and finish thickness. The maximum limits of lead dimensions $b$ and $c$ or $M$ shall be measured at the centroid of the finished lead surfaces, when solder dip or tin plate lead finish is applied.
5. N is the maximum number of terminal positions.
6. Measure dimension S1 at all four corners.
7. For bottom-brazed lead packages, no organic or polymeric materials shall be molded to the bottom of the package to cover the leads.
8. Dimension $Q$ shall be measured at the point of exit (beyond the meniscus) of the lead from the body. Dimension $Q$ minimum shall be reduced by 0.0015 inch $(0.038 \mathrm{~mm})$ maximum when solder dip lead finish is applied.
9. Dimensioning and tolerancing per ANSI Y14.5M-1982.
10. Controlling dimension: INCH.

K20.A MIL-STD-1835 CDFP4-F20 (F-9A, CONFIGURATION B) 20 LEAD CERAMIC METAL SEAL FLATPACK PACKAGE

| SYMBOL | INCHES |  | MILLIMETERS |  | NOTES |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | MIN | MAX | MIN | MAX |  |  |  |  |  |  |
| A | 0.045 | 0.115 | 1.14 | 2.92 | - |  |  |  |  |  |
| b | 0.015 | 0.022 | 0.38 | 0.56 | - |  |  |  |  |  |
| b1 | 0.015 | 0.019 | 0.38 | 0.48 | - |  |  |  |  |  |
| c | 0.004 | 0.009 | 0.10 | 0.23 | - |  |  |  |  |  |
| c1 | 0.004 | 0.006 | 0.10 | 0.15 | - |  |  |  |  |  |
| D | - | 0.540 | - | 13.72 | 3 |  |  |  |  |  |
| E | 0.245 | 0.300 | 6.22 | 7.62 | - |  |  |  |  |  |
| E1 | - | 0.330 | - | 8.38 | 3 |  |  |  |  |  |
| E2 | 0.130 | - | 3.30 | - | - |  |  |  |  |  |
| E3 | 0.030 | - | 0.76 | - | 7 |  |  |  |  |  |
| e | 0.050 | BSC | 1.27 | BSC | - |  |  |  |  |  |
| k | 0.008 | 0.015 | 0.20 | 0.38 | 2 |  |  |  |  |  |
| L | 0.250 | 0.370 | 6.35 | 9.40 | - |  |  |  |  |  |
| Q | 0.026 | 0.045 | 0.66 | 1.14 | 8 |  |  |  |  |  |
| S1 | 0.00 | - | 0.00 | - | 6 |  |  |  |  |  |
| M | - | 0.0015 | - | 0.04 | - |  |  |  |  |  |
| N | 20 |  |  |  |  |  |  |  | 20 | - |

Rev. 0 5/18/94

## Package Outline Drawing

## Ceramic Dual-In-Line Metal Seal Packages (SBDIP)



D16.3 MIL-STD-1835 CDIP2-T16 (D-2, CONFIGURATION C) 16 LEAD CERAMIC DUAL-IN-LINE METAL SEAL PACKAGE

| SYMBOL | INCHES |  | MILLIMETERS |  | NOTES |
| :---: | :---: | :---: | :---: | :---: | :---: |
|  | MIN | MAX | MIN | MAX |  |
| A | - | 0.200 | - | 5.08 | - |
| b | 0.014 | 0.026 | 0.36 | 0.66 | 2 |
| b1 | 0.014 | 0.023 | 0.36 | 0.58 | 3 |
| b2 | 0.045 | 0.065 | 1.14 | 1.65 | - |
| b3 | 0.023 | 0.045 | 0.58 | 1.14 | 4 |
| C | 0.008 | 0.018 | 0.20 | 0.46 | 2 |
| c1 | 0.008 | 0.015 | 0.20 | 0.38 | 3 |
| D | - | 0.840 | - | 21.34 | - |
| E | 0.220 | 0.310 | 5.59 | 7.87 | - |
| e | 0.1 | SC |  | BSC | - |
| eA | 0.3 | SC |  | BSC | - |
| eA/2 | 0.1 | SC |  | BSC | - |
| L | 0.125 | 0.200 | 3.18 | 5.08 | - |
| Q | 0.015 | 0.060 | 0.38 | 1.52 | 5 |
| S1 | 0.005 | - | 0.13 | - | 6 |
| S2 | 0.005 | - | 0.13 | - | 7 |
| $\alpha$ | $90^{\circ}$ | $105^{\circ}$ | $90^{\circ}$ | $105^{\circ}$ | - |
| aaa | - | 0.015 | - | 0.38 | - |
| bbb | - | 0.030 | - | 0.76 | - |
| CCC | - | 0.010 | - | 0.25 | - |
| M | - | 0.0015 | - | 0.038 | 2 |
| N | 16 |  | 16 |  | 8 |

Rev. 0 4/94


[^0]:    Intersil products are sold by description only. Intersil Corporation reserves the right to make changes in circuit design, software and/or specifications at any time without notice. Accordingly, the reader is cautioned to verify that data sheets are current before placing orders. Information furnished by Intersil is believed to be accurate and reliable. However, no responsibility is assumed by Intersil or its subsidiaries for its use; nor for any infringements of patents or other rights of third parties which may result from its use. No license is granted by implication or otherwise under any patent or patent rights of Intersil or its subsidiaries.

[^1]:    For information regarding Intersil Corporation and its products, see www.intersil.com

