74AHC1G06; 74AHCT1G06

Inverter with open-drain output

Rev. 06 — 7 June 2007

Product data sheet

1. General description

74AHC1G06 and 74AHCT1G06 are high-speed Si-gate CMOS devices. They provide an inverting buffer. The output of these devices is an open-drain and can be connected to other open-drain outputs to implement active-LOW, wired-OR or active-HIGH, wired-AND functions. For digital operation this device must have a pull-up resistor to establish a logic HIGH-level.

The AHC device has CMOS input switching levels and supply voltage range 2 V to 5.5 V.

The AHCT device has TTL input switching levels and supply voltage range 4.5 V to 5.5 V.

2. Features

- High noise immunity
- Low power dissipation
- SOT353-1 and SOT753 package options
- ESD protection:
 - HBM JESD22-A114E: exceeds 2000 V
 - MM JESD22-A115-A: exceeds 200 V
 - ◆ CDM JESD22-C101C: exceeds 1000 V
- Specified from -40 °C to +125 °C

3. Ordering information

Table 1. Ordering information

Type number	Package	ackage							
	Temperature range	Name	Description	Version					
74AHC1G06GW	-40 °C to +125 °C	TSSOP5	plastic thin shrink small outline package;	SOT353-1					
74AHCT1G06GW			5 leads; body width 1.25 mm						
74AHC1G06GV	–40 °C to +125 °C	SC-74A	plastic surface-mounted package; 5 leads	SOT753					
74AHCT1G06GV									




4. Marking

Table 2. Marking codes


Type number	Marking
74AHC1G06GW	AR
74AHC1G06GV	A06
74AHCT1G06GW	CR
74AHCT1G06GV	C06

5. Functional diagram



6. Pinning information

6.1 Pinning



6.2 Pin description

Table 3. Pin description

	•	
Symbol	Pin	Description
n.c.	1	not connected
Α	2	data input
GND	3	ground (0 V)
Υ	4	data output
V_{CC}	5	supply voltage

7. Functional description

Table 4. Function table

H = HIGH voltage level; L = LOW voltage level; Z = high-impedance OFF-state

Input	Output
Α	Υ
L	Z
Н	L

8. Limiting values

Table 5. Limiting values

In accordance with the Absolute Maximum Rating System (IEC 60134).

Symbol	Parameter	Conditions	Min	Max	Unit
V_{CC}	supply voltage		-0.5	+7.0	V
VI	input voltage		-0.5	+7.0	V
I _{IK}	input clamping current	$V_1 < -0.5 \text{ V}$	-20	-	mA
I _{OK}	output clamping current	$V_{O} < -0.5 \text{ V}$	<u>[1]</u> -	±20	mA
I _O	output current	$V_{O} > -0.5 \text{ V}$	-	±25	mA
V_{O}	output voltage	active mode	<u>[1]</u> –0.5	+7.0	V
		high-impedance mode	<u>[1]</u> –0.5	+7.0	V
I_{CC}	supply current		-	75	mA
I_{GND}	ground current		-75	-	mA
T _{stg}	storage temperature		-65	+150	°C
P _{tot}	total power dissipation	$T_{amb} = -40 ^{\circ}\text{C}$ to +125 $^{\circ}\text{C}$	[2]	250	mW

^[1] The input and output voltage ratings may be exceeded if the input and output current ratings are observed.

9. Recommended operating conditions

Table 6. Recommended operating conditions

Voltages are referenced to GND (ground = 0 V).

Symbol	Parameter	Conditions	74	4AHC1G	06	74AHCT1G06			Unit
			Min	Тур	Max	Min	Тур	Max	
V_{CC}	supply voltage		2.0	5.0	5.5	4.5	5.0	5.5	V
V_{I}	input voltage		0	-	5.5	0	-	5.5	V
V_{O}	output voltage	active mode	0	-	V_{CC}	0	-	V_{CC}	V
		high-impedance mode	0	-	6.0	0	-	6.0	V
T_{amb}	ambient temperature		-40	+25	+125	-40	+25	+125	°C
$\Delta t/\Delta V$ input transition rise and fall rate	input transition rise	V_{CC} = 3.3 V \pm 0.3 V	-	-	100	-	-	-	ns/V
	and fall rate	$V_{CC} = 5.0 \text{ V} \pm 0.5 \text{ V}$	-	-	20	-	-	20	ns/V

^[2] For both TSSOP5 and SC-74A packages: above 87.5 °C the value of Ptot derates linearly with 4.0 mW/K.

10. Static characteristics

Table 7. Static characteristics

Voltages are referenced to GND (ground = 0 V).

Symbol	Parameter	Conditions		25 °C		-40 °C to +85 °C		-40 °C to +125 °C		Uni
			Min	Тур	Max	Min	Max	Min	Max	
For type	74AHC1G06	'								•
V _{IH}	HIGH-level	V _{CC} = 2.0 V	1.5	-	-	1.5	-	1.5	-	V
	input voltage	V _{CC} = 3.0 V	2.1	-	-	2.1	-	2.1	-	V
		V _{CC} = 5.5 V	3.85	-	-	3.85	-	3.85	-	V
V _{IL}	LOW-level	V _{CC} = 2.0 V	-	-	0.5	-	0.5	-	0.5	V
	input voltage	V _{CC} = 3.0 V	-	-	0.9	-	0.9	-	0.9	V
		V _{CC} = 5.5 V	-	-	1.65	-	1.65	-	1.65	V
V _{OL}	LOW-level	$V_I = V_{IH}$ or V_{IL}								
	output voltage	$I_O = 50 \mu A$; $V_{CC} = 2.0 \text{ V}$	-	0	0.1	-	0.1	-	0.1	V
		$I_O = 50 \mu A$; $V_{CC} = 3.0 \text{ V}$	-	0	0.1	-	0.1	-	0.1	V
		$I_O = 50 \mu A$; $V_{CC} = 4.5 \text{ V}$	-	0	0.1	-	0.1	-	0.1	V
		$I_O = 4.0 \text{ mA}; V_{CC} = 3.0 \text{ V}$	-	-	0.36	-	0.44	-	0.55	V
		$I_O = 8.0 \text{ mA}; V_{CC} = 4.5 \text{ V}$	-	-	0.36	-	0.44	-	0.55	V
I _I	input leakage current	$V_I = 5.5 \text{ V or GND};$ $V_{CC} = 0 \text{ V to } 5.5 \text{ V}$	-	-	0.1	-	1.0	-	2.0	μΑ
l _{oz}	OFF-state output current	$V_I = V_{IH}$ or V_{IL} ; $V_O = V_{CC}$ or GND; $V_{CC} = 5.5 \text{ V}$	-	-	±0.25		±2.5		±10.0	μΑ
I _{CC}	supply current	$V_I = V_{CC}$ or GND; $I_O = 0$ A; $V_{CC} = 5.5 \text{ V}$	-	-	1.0	-	10	-	20	μΑ
Cı	input capacitance		-	1.5	10	-	10	-	10	pF
For type	74AHCT1G06									
V _{IH}	HIGH-level input voltage	$V_{CC} = 4.5 \text{ V to } 5.5 \text{ V}$	2.0	-	-	2.0	-	2.0	-	V
V _{IL}	LOW-level input voltage	V_{CC} = 4.5 V to 5.5 V	-	-	0.8	-	0.8	-	0.8	V
V _{OL}	LOW-level	$V_I = V_{IH}$ or V_{IL} ; $V_{CC} = 4.5 \text{ V}$								
	output voltage	I _O = 50 μA	-	0	0.1	-	0.1	-	0.1	V
		$I_0 = 8.0 \text{ mA}$	-	-	0.36	-	0.44	-	0.55	V
l _l	input leakage current	V _I = 5.5 V or GND; V _{CC} = 0 V to 5.5 V	-	-	0.1	-	1.0	-	2.0	μΑ
l _{OZ}	OFF-state output current	$V_I = V_{IH}$ or V_{IL} ; $V_O = V_{CC}$ or GND; $V_{CC} = 5.5 \text{ V}$	-	-	±0.25		±2.5		±10.0	μΑ
I _{CC}		$V_I = V_{CC}$ or GND; $I_O = 0$ A; $V_{CC} = 5.5 \text{ V}$	-	-	1.0	-	10	-	20	μΑ
Δl _{CC}	additional supply current	per input pin; $V_I = 3.4 \text{ V}$; other inputs at V_{CC} or GND; $I_O = 0 \text{ A}$; $V_{CC} = 5.5 \text{ V}$	-	-	1.35	-	1.5	-	1.5	m/
Cı	input capacitance		-	1.5	10	-	10	-	10	pF

11. Dynamic characteristics

Table 8. Dynamic characteristics

 $GND = 0 \text{ V}; t_r = t_f = \le 3.0 \text{ ns. For test circuit see Figure 6.}$

Symbol	Parameter	Conditions			25 °C		-40 °C	to +85 °C	-40 °C 1	to +125 °C	Unit
				Min	Тур	Max	Min	Max	Min	Max	
For type	74AHC1G06									•	
t _{PZL}	OFF-state	A to Y; see Figure 5									
	to LOW propagation	$V_{CC} = 3.0 \text{ V to } 3.6 \text{ V}$	<u>[1]</u>								
	delay	$C_L = 15 pF$		-	3.7	7.0	1.0	7.7	1.0	8.1	ns
	·	$C_L = 50 pF$		-	5.2	10.0	1.0	11.0	1.0	11.5	ns
		$V_{CC} = 4.5 \text{ V to } 5.5 \text{ V}$	[2]								
		$C_{L} = 15 \text{ pF}$		-	2.7	4.9	1.0	5.3	1.0	5.6	ns
	$C_L = 50 pF$		-	3.8	7.0	1.0	7.5	1.0	8.0	ns	
t _{PLZ} LOW to	A to Y; see Figure 5										
	OFF-state propagation	$V_{CC} = 3.0 \text{ V to } 3.6 \text{ V}$	<u>[1]</u>								
	delay	$C_{L} = 15 pF$		-	4.8	6.4	1.0	6.9	1.0	7.4	ns
ŕ	$C_L = 50 pF$		-	6.9	10.0	1.0	10.5	1.0	11.0	ns	
	$V_{CC} = 4.5 \text{ V to } 5.5 \text{ V}$	[2]									
		$C_{L} = 15 \text{ pF}$		-	3.0	4.1	1.0	4.6	1.0	5.1	ns
		$C_L = 50 pF$		-	4.3	6.5	1.0	7.0	1.0	7.5	ns
C _{PD}	power dissipation capacitance	per buffer; $C_L = 50 \text{ pF}$; $f = 1 \text{ MHz}$; $V_I = \text{GND to } V_{CC}$	[3]	-	3	-	-	-	-	-	pF
For type	74AHCT1G06										
t _{PZL}	OFF-state	A to Y; see Figure 5									
	to LOW propagation	$V_{CC} = 4.5 \text{ V to } 5.5 \text{ V}$	[2]								
	delay	$C_L = 15 pF$		-	3.0	5.3	1.0	6.0	1.0	6.3	ns
	·	$C_L = 50 pF$		-	4.2	7.5	1.0	8.5	1.0	9.0	ns
t_{PLZ}	LOW to	A to Y; see Figure 5									
	OFF-state	$V_{CC} = 4.5 \text{ V to } 5.5 \text{ V}$	[2]								
	propagation delay	C _L = 15 pF		-	3.2	4.6	1.0	5.1	1.0	5.6	ns
	-	$C_L = 50 pF$		-	4.5	7.0	1.0	7.5	1.0	8.0	ns
C_{PD}	power dissipation capacitance	per buffer; $C_L = 50 \text{ pF}$; $f = 1 \text{ MHz}$; $V_I = \text{GND to } V_{CC}$	[3]	-	4.5	-	-	-	-	-	pF

^[1] Typical values are measured at V_{CC} = 3.3 V.

 $P_D = C_{PD} \times V_{CC}^2 \times f_i + \sum (C_L \times V_{CC}^2 \times f_o)$ where:

 f_i = input frequency in MHz;

 f_o = output frequency in MHz;

C_L = output load capacitance in pF;

V_{CC} = supply voltage in Volts

^[2] Typical values are measured at $V_{CC} = 5.0 \text{ V}$.

^[3] $\,$ $\,$ $\,$ $\,$ $\,$ $\,$ $\,$ $\,$ C_{PD} is used to determine the dynamic power dissipation P_D (μ W).

12. Waveforms





Fig 5. Input (A) to output (Y) propagation delays

Table 9. Measurement point

Туре	Input	Output	
	VI	V _M ⁽¹⁾	V _M ⁽²⁾
74AHC1G06	GND to V _{CC}	$0.5 \times V_{CC}$	$0.5 \times V_{CC}$
74AHCT1G06	GND to 3.0 V	1.5 V	$0.5 \times V_{CC}$



Test data is given in Table 8. Definitions for test circuit:

C_L = Load capacitance including jig and probe capacitance.

 R_T = Termination resistance should be equal to output impedance Z_o of the pulse generator.


For t_{PLZ} , t_{PZL} , $S_1 = V_{CC}$

Fig 6. Load circuitry for switching times

13. Package outline

TSSOP5: plastic thin shrink small outline package; 5 leads; body width 1.25 mm

SOT353-1



UNIT	A max.	A ₁	A ₂	A ₃	bp	С	D ⁽¹⁾	E ⁽¹⁾	е	e ₁	HE	L	Lp	v	w	у	Z ⁽¹⁾	θ
mm	1.1	0.1 0	1.0 0.8	0.15	0.30 0.15	0.25 0.08	2.25 1.85	1.35 1.15	0.65	1.3	2.25 2.0	0.425	0.46 0.21	0.3	0.1	0.1	0.60 0.15	7° 0°

1. Plastic or metal protrusions of 0.15 mm maximum per side are not included.

	REFER	EUROPEAN	ISSUE DATE		
IEC	JEDEC	JEITA		PROJECTION	ISSUE DATE
	MO-203	SC-88A			-00-09-01 03-02-19
	IEC	IEC JEDEC		IEC JEDEC JEITA	IEC JEDEC JEITA PROJECTION

Fig 7. Package outline SOT353-1 (TSSOP5)

Plastic surface-mounted package; 5 leads

SOT753




Fig 8. Package outline SOT753 (SC-74A)

14. Abbreviations

Table 10. Abbreviations

Acronym	Description
CDM	Charged Device Model
DUT	Device Under Test
ESD	ElectroStatic Discharge
НВМ	Human Body Model
MM	Machine Model
TTL	Transistor-Transistor Logic

15. Revision history

Table 11. Revision history

Document ID	Release date	Data sheet status	Change notice	Supersedes	
74AHC_AHCT1G06_6	20070607	Product data sheet	-	74AHC_AHCT1G06_5	
Modifications:	 The format of this data sheet has been redesigned to comply with the new identity guidelines of NXP Semiconductors. 				
	 Legal texts have been adapted to the new company name where appropriate. 				
	 Package S0 	OT353 changed to SOT353-	1 in Section 3 and Sect	<u>ion 13</u> .	
	 Quick refere 	ence data and Soldering sec	ctions removed.		
74AHC_AHCT1G06_5	20021002	Product specification	-	74AHC_AHCT1G06_4	
74AHC_AHCT1G06_4	20020528	Product specification	-	74AHC_AHCT1G06_3	
74AHC_AHCT1G06_3	20020221	Product specification	-	74AHC_AHCT1G06_2	
74AHC_AHCT1G06_2	20010209	Product specification	-	74AHC_AHCT1G06_1	
74AHC_AHCT1G06_1	20000501	Product specification	-	-	
-					

74AHC1G06; 74AHCT1G06

Inverter with open-drain output

16. Legal information

16.1 Data sheet status

Document status[1][2]	Product status[3]	Definition
Objective [short] data sheet	Development	This document contains data from the objective specification for product development.
Preliminary [short] data sheet	Qualification	This document contains data from the preliminary specification.
Product [short] data sheet	Production	This document contains the product specification.

- [1] Please consult the most recently issued document before initiating or completing a design.
- [2] The term 'short data sheet' is explained in section "Definitions"
- [3] The product status of device(s) described in this document may have changed since this document was published and may differ in case of multiple devices. The latest product status information is available on the Internet at URL http://www.nxp.com.

16.2 Definitions

Draft — The document is a draft version only. The content is still under internal review and subject to formal approval, which may result in modifications or additions. NXP Semiconductors does not give any representations or warranties as to the accuracy or completeness of information included herein and shall have no liability for the consequences of use of such information.

Short data sheet — A short data sheet is an extract from a full data sheet with the same product type number(s) and title. A short data sheet is intended for quick reference only and should not be relied upon to contain detailed and full information. For detailed and full information see the relevant full data sheet, which is available on request via the local NXP Semiconductors sales office. In case of any inconsistency or conflict with the short data sheet, the full data sheet shall prevail.

16.3 Disclaimers

General — Information in this document is believed to be accurate and reliable. However, NXP Semiconductors does not give any representations or warranties, expressed or implied, as to the accuracy or completeness of such information and shall have no liability for the consequences of use of such information.

Right to make changes — NXP Semiconductors reserves the right to make changes to information published in this document, including without limitation specifications and product descriptions, at any time and without notice. This document supersedes and replaces all information supplied prior to the publication hereof.

Suitability for use — NXP Semiconductors products are not designed, authorized or warranted to be suitable for use in medical, military, aircraft, space or life support equipment, nor in applications where failure or

malfunction of a NXP Semiconductors product can reasonably be expected to result in personal injury, death or severe property or environmental damage. NXP Semiconductors accepts no liability for inclusion and/or use of NXP Semiconductors products in such equipment or applications and therefore such inclusion and/or use is at the customer's own risk.

Applications — Applications that are described herein for any of these products are for illustrative purposes only. NXP Semiconductors makes no representation or warranty that such applications will be suitable for the specified use without further testing or modification.

Limiting values — Stress above one or more limiting values (as defined in the Absolute Maximum Ratings System of IEC 60134) may cause permanent damage to the device. Limiting values are stress ratings only and operation of the device at these or any other conditions above those given in the Characteristics sections of this document is not implied. Exposure to limiting values for extended periods may affect device reliability.

Terms and conditions of sale — NXP Semiconductors products are sold subject to the general terms and conditions of commercial sale, as published at http://www.nxp.com/profile/terms, including those pertaining to warranty, intellectual property rights infringement and limitation of liability, unless explicitly otherwise agreed to in writing by NXP Semiconductors. In case of any inconsistency or conflict between information in this document and such terms and conditions, the latter will prevail.

No offer to sell or license — Nothing in this document may be interpreted or construed as an offer to sell products that is open for acceptance or the grant, conveyance or implication of any license under any copyrights, patents or other industrial or intellectual property rights.

16.4 Trademarks

Notice: All referenced brands, product names, service names and trademarks are the property of their respective owners.

17. Contact information

For additional information, please visit: http://www.nxp.com

For sales office addresses, send an email to: salesaddresses@nxp.com

74AHC1G06; 74AHCT1G06

Inverter with open-drain output

18. Contents

1	General description
2	Features
3	Ordering information
4	Marking 2
5	Functional diagram 2
6	Pinning information
6.1	Pinning
6.2	Pin description
7	Functional description 3
8	Limiting values 3
9	Recommended operating conditions 3
10	Static characteristics 4
11	Dynamic characteristics 5
12	Waveforms
13	Package outline
14	Abbreviations9
15	Revision history9
16	Legal information
16.1	Data sheet status
16.2	Definitions
16.3	Disclaimers
16.4	Trademarks10
17	Contact information
12	Contents 11

Please be aware that important notices concerning this document and the product(s) described herein, have been included in section 'Legal information'.

