2.5 V/3.3 V 16-bit edge-triggered D-type flip-flop; 3-state Rev. 5 — 9 July 2012 Product dat

Product data sheet

General description 1.

The 74ALVCH16374 is 16-bit edge-triggered flip-flop featuring separate D-type inputs for each flip-flop and 3-state outputs for bus oriented applications.

Incorporates bus hold data inputs which eliminate the need for external pull-up or pull-down resistors to hold unused inputs.

The 74ALVCH16374 consists of 2 sections of eight edge-triggered flip-flops. A clock (CP) input and an output enable (\overline{OE}) are provided per 8-bit section.

The flip-flops will store the state of their individual D-inputs that meet the set-up and hold time requirements on the LOW-to-HIGH CP transition.

When \overline{OE} is LOW, the contents of the flip-flops are available at the outputs. When \overline{OE} is HIGH, the outputs go the high-impedance OFF-state. Operation of the OE input does not affect the state of the flip-flops.

2. **Features and benefits**

- Wide supply voltage range from 1.2 V to 3.6 V
- Complies with JEDEC standard JESD8-B
- CMOS low power consumption
- MULTIBYTE flow-through standard pin-out architecture
- Low inductance multiple V_{CC} and GND pins for minimum noise and ground bounce
- Direct interface with TTL levels
- All data inputs have bus hold
- Output drive capability 50 Ω transmission lines at 85 °C
- Current drive ±24 mA at V_{CC} = 3.0 V




2.5 V/3.3 V 16-bit edge-triggered D-type flip-flop; 3-state

3. Ordering information


Table 1.OrderingType number	Information Temperature range	Package		
		Name	Description	Version
74ALVCH16374DL	–40 °C to +85 °C	SSOP48	plastic shrink small outline package; 48 leads; body width 7.5 mm	SOT370-1
74LVCH16374DGG	–40 °C to +85 °C	TSSOP48	plastic thin shrink small outline package; 48 leads; body width 6.1 mm	SOT362-1

4. Functional diagram



74ALVCH16374

2.5 V/3.3 V 16-bit edge-triggered D-type flip-flop; 3-state




74ALVCH16374 Product data sheet



2.5 V/3.3 V 16-bit edge-triggered D-type flip-flop; 3-state

5. Pinning information

5.1 Pinning



2.5 V/3.3 V 16-bit edge-triggered D-type flip-flop; 3-state

5.2 Pin description

Table 2. Pin de	escription	
Symbol	Pin	Description
$1\overline{OE}, 2\overline{OE}$	1, 24	output enable input (active LOW)
1Q0 to 1Q7	2, 3, 5, 6, 8, 9, 11, 12	3-state flip-flop outputs
2Q0 to 2Q7	13, 14, 16, 17, 19, 20, 22, 23	3-state flip-flop outputs
GND	4, 10, 15, 21, 28, 34, 39, 45	ground (0 V)
V _{CC}	7, 18, 31, 42	positive supply voltage
1D0 to 1D7	47, 46, 44, 43, 41, 40, 38, 37	data inputs
2D0 to 2D7	36, 35, 33, 32, 30, 29, 27, 26	data inputs
1CP, 2CP	48, 25	clock input

6. Functional description

6.1 Function table

Table 3. Function table^[1]

Inputs			Internal	Outputs Q0 to Q7	Operating mode
nOE	nCP	Dn	flip-flops		
L	1	I	L	L	load and read register
L	1	h	Н	Н	
Н	1	I	L	Z	load register and disable outputs
Н	1	h	Н	Z	

[1] H = HIGH voltage level;

L = LOW voltage level;

h = HIGH voltage level one set-up time prior to the LOW-to-HIGH clock transition;

I = LOW voltage level one set-up time prior to the LOW-to-HIGH clock transition;

 \uparrow = LOW-to-HIGH clock transition;

Z = high-impedance OFF-state.

2.5 V/3.3 V 16-bit edge-triggered D-type flip-flop; 3-state

7. Limiting values

Table 4. Limiting values

In accordance with the Absolute Maximum Rating System (IEC 60134). Voltages are referenced to GND (ground = 0 V).

Symbol	Parameter	Conditions	Min	Max	Unit
V _{CC}	supply voltage		-0.5	+4.6	V
I _{IK}	input clamping current	V ₁ < 0 V	-50	-	mA
VI	input voltage	control inputs	<u>[1]</u> –0.5	+4.6	V
		data inputs	<u>[1]</u> –0.5	V _{CC} + 0.5	V
I _{OK}	output clamping current	$V_{O} > V_{CC}$ or $V_{O} < 0 V$	-	±50	mA
Vo	output voltage		<u>[1]</u> –0.5	V _{CC} + 0.5	V
lo	output current	$V_{O} = 0 V$ to V_{CC}	-	±50	mA
I _{CC}	supply current		-	100	mA
I _{GND}	ground current		-100	-	mA
T _{stg}	storage temperature		-65	+150	°C
P _{tot}	total power dissipation	T_{amb} = -40 °C to +125 °C;			
		SSOP48 package	[2] _	850	mW
		TSSOP48 package	[3] _	600	mW

[1] The input and output voltage ratings may be exceeded if the input and output current ratings are observed.

[2] Above 55 °C the value of P_{tot} derates linearly with 11.3 mW/K.

[3] Above 55 °C the value of P_{tot} derates linearly with 8 mW/K.

8. Recommended operating conditions

Table 5. Recommended operating conditions

Symbol	Parameter	Conditions	Min	Тур	Max	Unit
V _{CC}	supply voltage	maximum speed performance				
		C _L = 30 pF	2.3	-	2.7	V
		C _L = 50 pF	3.0	-	3.6	V
		low voltage applications	1.2	-	3.6	V
VI	input voltage	data inputs	0	-	V_{CC}	V
		control inputs	0	-	5.5	V
Vo	output voltage		0	-	V _{CC}	V
T _{amb}	ambient temperature	in free air	-40	-	+85	°C
$\Delta t / \Delta V$	input transition rise and fall rate	V_{CC} = 2.3 V to 3.0 V	0	-	20	ns/V
		$V_{CC} = 3.0 \text{ V} \text{ to } 3.6 \text{ V}$	0	-	10	ns/V
-						

74ALVCH16374 Product data sheet

2.5 V/3.3 V 16-bit edge-triggered D-type flip-flop; 3-state

9. Static characteristics

Table 6. Static characteristics

At recommended operating conditions. Voltages are referenced to GND (ground = 0 V).

Symbol	Parameter	Conditions	Min	Typ <mark>[1]</mark>	Max	Unit
T _{amb} = -4	10 °C to +85 °C					
V _{IH}	HIGH-level input	V _{CC} = 1.2 V	V _{CC}	-	-	V
	voltage	V _{CC} = 1.8 V	$0.7V_{CC}$	0.9	-	V
		$V_{CC} = 2.3 \text{ V to } 2.7 \text{ V}$	1.7	1.2	-	V
		$V_{CC} = 2.7 \text{ V} \text{ to } 3.6 \text{ V}$	2.0	1.5	-	V
V _{IL}	LOW-level input	V _{CC} = 1.2 V	-	-	0	V
	voltage	V _{CC} = 1.8 V	-	0.9	$0.2V_{CC}$	V
		$V_{CC} = 2.3 \text{ V to } 2.7 \text{ V}$	-	1.2	0.7	V
		$V_{CC} = 2.7 V \text{ to } 3.6 V$	-	1.5	0.8	V
V _{OH}	HIGH-level output	$V_{I} = V_{IH} \text{ or } V_{IL}$				
	voltage	$I_{O} = -100 \ \mu\text{A}; \ V_{CC} = 1.8 \ V \ to \ 3.6 \ V$	$V_{CC}-0.2$	V _{CC}	-	V
		$I_{O} = -6 \text{ mA}; V_{CC} = 1.8 \text{ V}$	$V_{CC}-0.4$	$V_{CC}-0.1$	-	V
		$I_{O} = -6 \text{ mA}; V_{CC} = 2.3 \text{ V}$	$V_{CC}-0.3$	$V_{CC}-0.08$	-	V
		$I_0 = -12 \text{ mA}; V_{CC} = 2.3 \text{ V}$	$V_{CC} - 0.5$	$V_{CC}-0.17$	-	V
		$I_0 = -12 \text{ mA}; V_{CC} = 2.7 \text{ V}$	$V_{CC} - 0.5$	$V_{CC}-0.14$	-	V
		$I_{O} = -18 \text{ mA}; V_{CC} = 2.3 \text{ V}$	$V_{CC}-0.6$	$V_{CC}-0.26$	-	V
		$I_0 = -24 \text{ mA}; V_{CC} = 3.0 \text{ V}$	$V_{CC} - 1.0$	$V_{CC}-0.28$	-	V
V _{OL}	LOW-level output	$V_{I} = V_{IH} \text{ or } V_{IL}$				
	voltage	$I_0 = 100 \ \mu\text{A}; \ V_{CC} = 1.8 \ V \ to \ 3.6 \ V$	-	0	0.20	V
		$I_0 = 6 \text{ mA}; V_{CC} = 1.8 \text{ V}$	-	0.09	0.30	V
		$I_0 = 6 \text{ mA}; V_{CC} = 2.3 \text{ V}$	-	0.07	0.20	V
		$I_0 = 12 \text{ mA}; V_{CC} = 2.3 \text{ V}$	-	0.15	0.40	V
		$I_0 = 12 \text{ mA}; V_{CC} = 2.7 \text{ V}$	-	0.14	0.40	V
		$I_0 = 18 \text{ mA}; V_{CC} = 2.3 \text{ V}$	-	0.23	0.60	V
		$I_0 = 24 \text{ mA}; V_{CC} = 3.0 \text{ V}$	-	0.27	0.55	V
I _I	input leakage current	V _{CC} = 1.8 V to 3.6 V				
		control input; $V_1 = 5.5$ V or GND	-	0.1	5	μA
		data input; $V_I = V_{CC}$ or GND	-	0.1	5	μA
I _{OZ}	OFF-state output	$V_I = V_{IH} \text{ or } V_{IL}; V_O = V_{CC} \text{ or } GND$				
	current	V_{CC} = 1.8 V to 2.7 V	-	0.1	5	μA
		$V_{CC} = 2.7 V \text{ to } 3.6 V$	-	0.1	10	μA
I _{LIZ}	OFF-state input	$V_{I} = V_{CC}$ or GND				
	leakage current	$V_{CC} = 1.8 \text{ V to } 2.7 \text{ V}$	-	0.1	10	μΑ
		V _{CC} = 3.6 V	-	0.1	15	μA
I _{CC}	supply current	$V_{I} = V_{CC}$ or GND; $I_{O} = 0$ A;				
		$V_{CC} = 1.8 \text{ V to } 2.7 \text{ V}$	-	0.1	20	μA
		$V_{CC} = 2.7 \text{ V to } 3.6 \text{ V}$	-	0.2	40	μA

74ALVCH16374

2.5 V/3.3 V 16-bit edge-triggered D-type flip-flop; 3-state

Symbol	Parameter	Conditions		Min	Typ <mark>[1]</mark>	Мах	Unit
Δl _{CC}	additional supply current	V_{I} = V_{CC} – 0.6 V; I_{O} = 0 A; V_{CC} = 2.7 V to 3.6 V					
		per control input		-	5	500	μA
		per data I/O input		-	150	750	μA
I _{BHL}	bus hold LOW current	$V_{CC} = 2.3 \text{ V}; \text{ V}_{I} = 0.7 \text{ V}$	[2]	45	-	-	μΑ
		$V_{CC} = 3.0 \text{ V}; \text{ V}_{I} = 0.8 \text{ V}$	[2]	75	150	-	μΑ
I _{BHH}	bus hold HIGH current	$V_{CC} = 2.3 \text{ V}; \text{ V}_{I} = 1.7 \text{ V}$	[2]	-45	-	-	μΑ
		$V_{CC} = 3.0 \text{ V}; \text{ V}_{I} = 2.0 \text{ V}$	[2]	-75	-175	-	μΑ
I _{BHLO}	bus hold LOW	$V_{CC} = 2.7 V$	[2]	300	-	-	μA
	overdrive current	V _{CC} = 3.6 V	[2]	450	-	-	μA
I _{BHHO}	bus hold HIGH	$V_{CC} = 2.7 V$	[2]	-300	-	-	μA
	overdrive current	V _{CC} = 3.6 V	[2]	-450	-	-	μA
CI	input capacitance			-	5.0	-	pF

Table 6. Static characteristics ...continued

At recommended operating conditions. Voltages are referenced to GND (ground = 0 V).

[1] All typical values are measured at $T_{amb} = 25 \text{ °C}$.

[2] Valid for data inputs of bus hold parts only.

10. Dynamic characteristics

Table 7. Dynamic characteristics

At recommended operating conditions. Voltages are referenced to GND (ground = 0 V); test circuit Figure 9.

Symbol	Parameter	Conditions		Min	Typ <mark>[1]</mark>	Max	Unit
$T_{amb} = -40$	0 °C to +85 °C						
f _{max}	maximum frequency	see <u>Figure 6</u>					
		V _{CC} = 1.8 V		125	250	-	MHz
		V_{CC} = 2.3 V to 2.7 V	[2]	150	300	-	MHz
		$V_{CC} = 2.7 V$		150	300	-	MHz
		V_{CC} = 3.0 V to 3.6 V	<u>[3]</u>	200	350	-	MHz
t _{pd}	propagation delay	nCP to nQn; see Figure 6	[4]				
		V _{CC} = 1.2 V		-	7.7	-	ns
		V _{CC} = 1.8 V		1.5	3.6	6.5	ns
		V_{CC} = 2.3 V to 2.7 V	[2]	1.0	2.3	4.3	ns
		$V_{CC} = 2.7 V$		1.0	2.3	3.8	ns
		$V_{CC} = 3.0 \text{ V} \text{ to } 3.6 \text{ V}$	<u>[3]</u>	1.0	2.4	3.4	ns
t _{en}	enable time	nOE to nQn; see Figure 7	<u>[4]</u>				
		V _{CC} = 1.2 V		-	8.7	-	ns
		V _{CC} = 1.8 V		1.5	4.0	7.2	ns
		V_{CC} = 2.3 V to 2.7 V	[2]	1.0	2.6	4.8	ns
		$V_{CC} = 2.7 V$		1.0	2.9	4.8	ns
		V_{CC} = 3.0 V to 3.6 V	[3]	1.0	2.3	4.0	ns

74ALVCH16374

2.5 V/3.3 V 16-bit edge-triggered D-type flip-flop; 3-state

Symbol	Parameter	Conditions		Min	Typ <mark>[1]</mark>	Мах	Unit
t _{dis}	disable time	nOE to nQn; see <u>Figure 7</u>	<u>[4]</u>				
		$V_{CC} = 1.2 V$		-	6.2	-	ns
		$V_{CC} = 1.8 V$		1.5	3.1	5.4	ns
		V_{CC} = 2.3 V to 2.7 V	[2]	1.0	2.1	4.0	ns
		$V_{CC} = 2.7 V$		1.0	2.9	4.5	ns
		V_{CC} = 3.0 V to 3.6 V	[3]	1.0	2.6	4.1	ns
t _W	pulse width	nCP HIGH or LOW; see Figure 6					
		V _{CC} = 1.8 V		4.0	2.0	-	ns
		V_{CC} = 2.3 V to 2.7 V	[2]	3.0	1.6	-	ns
		$V_{CC} = 2.7 V$		3.0	1.6	-	ns
		V_{CC} = 3.0 V to 3.6 V	[3]	2.5	1.4	-	ns
t _{su}	set-up time	Dn to nCP; see Figure 8					
		V _{CC} = 1.8 V		1.5	0.2	-	ns
		V_{CC} = 2.3 V to 2.7 V	[2]	1.2	0.2	-	ns
		$V_{CC} = 2.7 V$		1.5	0.4	-	ns
		V_{CC} = 3.0 V to 3.6 V	[3]	1.2	0.2	-	ns
t _h	hold time	Dn to nCP; see Figure 8					
		V _{CC} = 1.8 V		0.6	-0.2	-	ns
		V_{CC} = 2.3 V to 2.7 V	[2]	0.8	-0.1	-	ns
		$V_{CC} = 2.7 V$		0.6	-0.2	-	ns
		V_{CC} = 3.0 V to 3.6 V	<u>[3]</u>	0.8	0.0	-	ns
C _{PD}	power dissipation	per flip-flop; $V_1 = GND$ to V_{CC}	<u>[5]</u>				
	capacitance	outputs enabled		-	16	-	pF
		outputs disabled		-	10	-	pF

Table 7. Dynamic characteristics ... continued

At recommended operating conditions. Voltages are referenced to GND (ground = 0 V); test circuit Figure 9

[1] All typical values are measured at T_{amb} = 25 °C.


[2] Typical values are measured at V_{CC} = 2.5 V.


[3] Typical values are measured at $V_{CC} = 3.3$ V.


 $\Sigma(C_L \times V_{CC}^2 \times f_0) = \text{sum of the outputs.}$

2.5 V/3.3 V 16-bit edge-triggered D-type flip-flop; 3-state

11. Waveforms







2.5 V/3.3 V 16-bit edge-triggered D-type flip-flop; 3-state

Table 8. Measurement	points				
Supply voltage	Input		Output		
V _{cc}	VI	V _M	V _M	V _X	V _Y
2.3 V to 2.7 V and < 2.3 V	V _{CC}	$0.5\times V_{CC}$	$0.5 imes V_{CC}$	V _{OL} + 0.15 V	$V_{OH} - 0.15 \ V$
2.7 V	2.7 V	1.5 V	1.5 V	V _{OL} + 0.3 V	$V_{OH} - 0.3 \; V$
3.0 V to 3.6 V	2.7 V	1.5 V	1.5 V	V _{OL} + 0.3 V	$V_{OH} - 0.3 \; V$

12. Test information




Table 9. Test data

Supply voltage	Input		Load		V _{EXT}		
V _{cc}	VI	t _r , t _f	CL	RL	t _{PLH} , t _{PHL}	t _{PLZ} , t _{PZL}	t _{PHZ} , t _{PZH}
2.3 V to 2.7 V and < 2.3 V	V _{CC}	\leq 2.0 ns	30 pF	500 Ω	open	$2 \times V_{CC}$	GND
2.7 V	2.7 V	2.5 ns	50 pF	500 Ω	open	$2\times V_{CC}$	GND
3.0 V to 3.6 V	2.7 V	2.5 ns	50 pF	500 Ω	open	$2\times V_{CC}$	GND

74ALVCH16374

2.5 V/3.3 V 16-bit edge-triggered D-type flip-flop; 3-state

13. Package outline




Fig 10. Package outline SOT370-1 (SSOP48)

All information provided in this document is subject to legal disclaimers.

74ALVCH16374

2.5 V/3.3 V 16-bit edge-triggered D-type flip-flop; 3-state




Fig 11. Package outline SOT362-1 (TSSOP48)
--

All information provided in this document is subject to legal disclaimers.

74ALVCH16374

2.5 V/3.3 V 16-bit edge-triggered D-type flip-flop; 3-state

14. Abbreviations

	Table 10. Abbreviations				
Acronym	Description				
CMOS	Complementary Metal-Oxide Semiconductor				
DUT	Device Under Test				
ESD	ElectroStatic Discharge				
HBM	Human Body Model				
MM	Machine Model				
TTL	Transistor-Transistor Logic				

15. Revision history

Table 11. Revision history

Document ID	Release date	Data sheet status	Change notice	Supersedes
74ALVCH16374 v.5	20120709	Product data sheet	-	74ALVCH16374 v.4
Modifications:	 Table 8 corre 	ected (errata).		
74ALVCH16374 v.4	20111117	Product data sheet	-	74ALVCH16374 v.3
Modifications:	 Legal pages updated. 			
74ALVCH16374 v.3	20100427	Product data sheet	-	74ALVCH16374 v.2
74ALVCH16374 v.2	19980618	Product specification	-	74ALVCH16374 v.1

16. Legal information

16.1 Data sheet status

Document status[1][2]	Product status ^[3]	Definition
Objective [short] data sheet	Development	This document contains data from the objective specification for product development.
Preliminary [short] data sheet	Qualification	This document contains data from the preliminary specification.
Product [short] data sheet	Production	This document contains the product specification.

[1] Please consult the most recently issued document before initiating or completing a design.

[2] The term 'short data sheet' is explained in section "Definitions".

[3] The product status of device(s) described in this document may have changed since this document was published and may differ in case of multiple devices. The latest product status information is available on the Internet at URL http://www.nxp.com.

16.2 Definitions

Draft — The document is a draft version only. The content is still under internal review and subject to formal approval, which may result in modifications or additions. NXP Semiconductors does not give any representations or warranties as to the accuracy or completeness of information included herein and shall have no liability for the consequences of use of such information.

Short data sheet — A short data sheet is an extract from a full data sheet with the same product type number(s) and title. A short data sheet is intended for quick reference only and should not be relied upon to contain detailed and full information. For detailed and full information see the relevant full data sheet, which is available on request via the local NXP Semiconductors sales office. In case of any inconsistency or conflict with the short data sheet, the full data sheet shall prevail.

Product specification — The information and data provided in a Product data sheet shall define the specification of the product as agreed between NXP Semiconductors and its customer, unless NXP Semiconductors and customer have explicitly agreed otherwise in writing. In no event however, shall an agreement be valid in which the NXP Semiconductors product is deemed to offer functions and qualities beyond those described in the Product data sheet.

16.3 Disclaimers

Limited warranty and liability — Information in this document is believed to be accurate and reliable. However, NXP Semiconductors does not give any representations or warranties, expressed or implied, as to the accuracy or completeness of such information and shall have no liability for the consequences of use of such information. NXP Semiconductors takes no responsibility for the content in this document if provided by an information source outside of NXP Semiconductors.

In no event shall NXP Semiconductors be liable for any indirect, incidental, punitive, special or consequential damages (including - without limitation - lost profits, lost savings, business interruption, costs related to the removal or replacement of any products or rework charges) whether or not such damages are based on tort (including negligence), warranty, breach of contract or any other legal theory.

Notwithstanding any damages that customer might incur for any reason whatsoever, NXP Semiconductors' aggregate and cumulative liability towards customer for the products described herein shall be limited in accordance with the *Terms and conditions of commercial sale* of NXP Semiconductors.

Right to make changes — NXP Semiconductors reserves the right to make changes to information published in this document, including without limitation specifications and product descriptions, at any time and without notice. This document supersedes and replaces all information supplied prior to the publication hereof. Suitability for use — NXP Semiconductors products are not designed, authorized or warranted to be suitable for use in life support, life-critical or safety-critical systems or equipment, nor in applications where failure or malfunction of an NXP Semiconductors product can reasonably be expected to result in personal injury, death or severe property or environmental damage. NXP Semiconductors and its suppliers accept no liability for inclusion and/or use of NXP Semiconductors products in such equipment or applications and therefore such inclusion and/or use is at the customer's own risk.

Applications — Applications that are described herein for any of these products are for illustrative purposes only. NXP Semiconductors makes no representation or warranty that such applications will be suitable for the specified use without further testing or modification.

Customers are responsible for the design and operation of their applications and products using NXP Semiconductors products, and NXP Semiconductors accepts no liability for any assistance with applications or customer product design. It is customer's sole responsibility to determine whether the NXP Semiconductors product sole and fit for the customer's applications and products planned, as well as for the planned application and use of customer's third party customer(s). Customers should provide appropriate design and operating safeguards to minimize the risks associated with their applications and products.

NXP Semiconductors does not accept any liability related to any default, damage, costs or problem which is based on any weakness or default in the customer's applications or products, or the application or use by customer's third party customer(s). Customer is responsible for doing all necessary testing for the customer's applications and products using NXP Semiconductors products in order to avoid a default of the applications and the products or of the application or use by customer's third party customer(s). NXP does not accept any liability in this respect.

Limiting values — Stress above one or more limiting values (as defined in the Absolute Maximum Ratings System of IEC 60134) will cause permanent damage to the device. Limiting values are stress ratings only and (proper) operation of the device at these or any other conditions above those given in the Recommended operating conditions section (if present) or the Characteristics sections of this document is not warranted. Constant or repeated exposure to limiting values will permanently and irreversibly affect the quality and reliability of the device.

Terms and conditions of commercial sale — NXP Semiconductors products are sold subject to the general terms and conditions of commercial sale, as published at http://www.nxp.com/profile/terms, unless otherwise agreed in a valid written individual agreement. In case an individual agreement is concluded only the terms and conditions of the respective agreement shall apply. NXP Semiconductors hereby expressly objects to applying the customer's general terms and conditions with regard to the purchase of NXP Semiconductors products by customer.

No offer to sell or license — Nothing in this document may be interpreted or construed as an offer to sell products that is open for acceptance or the grant, conveyance or implication of any license under any copyrights, patents or other industrial or intellectual property rights.

74ALVCH16374

2.5 V/3.3 V 16-bit edge-triggered D-type flip-flop; 3-state

Export control — This document as well as the item(s) described herein may be subject to export control regulations. Export might require a prior authorization from competent authorities.

Non-automotive qualified products — Unless this data sheet expressly states that this specific NXP Semiconductors product is automotive qualified, the product is not suitable for automotive use. It is neither qualified nor tested in accordance with automotive testing or application requirements. NXP Semiconductors accepts no liability for inclusion and/or use of non-automotive qualified products in automotive equipment or applications.

In the event that customer uses the product for design-in and use in automotive applications to automotive specifications and standards, customer (a) shall use the product without NXP Semiconductors' warranty of the product for such automotive applications, use and specifications, and (b) whenever customer uses the product for automotive applications beyond

NXP Semiconductors' specifications such use shall be solely at customer's own risk, and (c) customer fully indemnifies NXP Semiconductors for any liability, damages or failed product claims resulting from customer design and use of the product for automotive applications beyond NXP Semiconductors' standard warranty and NXP Semiconductors' product specifications.

Translations — A non-English (translated) version of a document is for reference only. The English version shall prevail in case of any discrepancy between the translated and English versions.

16.4 Trademarks

Notice: All referenced brands, product names, service names and trademarks are the property of their respective owners.

17. Contact information

For more information, please visit: http://www.nxp.com

For sales office addresses, please send an email to: salesaddresses@nxp.com

16 of 17

74ALVCH16374

2.5 V/3.3 V 16-bit edge-triggered D-type flip-flop; 3-state

18. Contents

1	General description 1
2	Features and benefits 1
3	Ordering information 2
4	Functional diagram 2
5	Pinning information 4
5.1	Pinning 4
5.2	Pin description 5
6	Functional description 5
6.1	Function table 5
7	Limiting values 6
8	Recommended operating conditions 6
9	Static characteristics 7
10	Dynamic characteristics 8
11	Waveforms 10
12	Test information 11
13	Package outline 12
14	Abbreviations 14
15	Revision history 14
16	Legal information 15
16.1	Data sheet status 15
16.2	Definitions 15
16.3	Disclaimers 15
16.4	Trademarks 16
17	Contact information 16
18	Contents

Please be aware that important notices concerning this document and the product(s) described herein, have been included in section 'Legal information'.

© NXP B.V. 2012.

All rights reserved.

For more information, please visit: http://www.nxp.com For sales office addresses, please send an email to: salesaddresses@nxp.com

Date of release: 9 July 2012 Document identifier: 74ALVCH16374