Low-power D-type transparent latch; 3-state

Rev. 6 — 4 July 2012

Product data sheet

1. General description

The 74AUP1G373 provides the single D-type transparent latch with 3-state output. While the latch-enable (LE) input is high, the Q output follows the data (D) input. When pin LE is LOW, the latch stores the information that was present at the D-input one set-up time preceding the HIGH-to-LOW transition of pin LE. When pin \overrightarrow{OE} is LOW, the contents of the latch is available at the (Q) output. When pin \overrightarrow{OE} is HIGH, the output goes to the high-impedance OFF-state. Operation of input pin \overrightarrow{OE} does not affect the state of the latch.

Schmitt trigger action at all inputs makes the circuit tolerant to slower input rise and fall times across the entire V_{CC} range from 0.8 V to 3.6 V.

This device ensures a very low static and dynamic power consumption across the entire V_{CC} range from 0.8 V to 3.6 V.

This device is fully specified for partial power-down applications using I_{OFF} . The I_{OFF} circuitry disables the output, preventing the damaging backflow current through the device when it is powered down.

2. Features and benefits

- Wide supply voltage range from 0.8 V to 3.6 V
- High noise immunity
- Complies with JEDEC standards:
 - ◆ JESD8-12 (0.8 V to 1.3 V)
 - JESD8-11 (0.9 V to 1.65 V)
 - JESD8-7 (1.2 V to 1.95 V)
 - JESD8-5 (1.8 V to 2.7 V)
 - JESD8-B (2.7 V to 3.6 V)
- ESD protection:
 - HBM JESD22-A114F Class 3A exceeds 5000 V
 - MM JESD22-A115-A exceeds 200 V
 - CDM JESD22-C101E exceeds 1000 V
- Low static power consumption; $I_{CC} = 0.9 \ \mu A$ (maximum)
- Latch-up performance exceeds 100 mA per JESD 78 Class II
- Inputs accept voltages up to 3.6 V
- Low noise overshoot and undershoot < 10 % of V_{CC}
- I_{OFF} circuitry provides partial Power-down mode operation
- Multiple package options
- Specified from -40 °C to +85 °C and -40 °C to +125 °C



Low-power D-type transparent latch; 3-state

3. Ordering information


Table 1. Ordering	g information			
Type number	Package			
	Temperature range	Name	Description	Version
74AUP1G373GW	–40 °C to +125 °C	SC-88	plastic surface-mounted package; 6 leads	SOT363
74AUP1G373GM	–40 °C to +125 °C	XSON6	plastic extremely thin small outline package; no leads; 6 terminals; body 1 \times 1.45 \times 0.5 mm	SOT886
74AUP1G373GF	–40 °C to +125 °C	XSON6	plastic extremely thin small outline package; no leads; 6 terminals; body 1 \times 1 \times 0.5 mm	SOT891
74AUP1G373GN	–40 °C to +125 °C	XSON6	extremely thin small outline package; no leads; 6 terminals; body $0.9 \times 1.0 \times 0.35$ mm	SOT1115
74AUP1G373GS	–40 °C to +125 °C	XSON6	extremely thin small outline package; no leads; 6 terminals; body $1.0 \times 1.0 \times 0.35$ mm	SOT1202

4. Marking

Table 2. Marking	
Type number	Marking code ^[1]
74AUP1G373GW	aW
74AUP1G373GM	aW
74AUP1G373GF	aW
74AUP1G373GN	aW
74AUP1G373GS	aW

[1] The pin 1 indicator is located on the lower left corner of the device, below the marking code.


5. Functional diagram



Low-power D-type transparent latch; 3-state

6. Pinning information

6.1 Pinning



6.2 Pin description

Table 3.	Pin description	
Symbol	Pin	Description
LE	1	latch enable input (active HIGH)
GND	2	ground (0 V)
D	3	data input
Q	4	latch output
V _{CC}	5	supply voltage
OE	6	output enable input (active LOW)

7. Functional description

Table 4.Function table

Operating modes	Input			Internal latch	Output
	OE	LE	D		Q
Enable and read register (transparent	L	Н	L	L	L
mode)	L	Н	Н	Н	Н
Latch and read register	L	L	Ι	L	L
	L	L	h	Н	Н
Latch register and disable outputs	Н	Х	Х	Х	Z

[1] H = HIGH voltage level;

h = HIGH voltage level one setup time prior to the HIGH-to-LOW LE transition;

L = LOW voltage level;

I = LOW voltage level one setup time prior to the HIGH-to-LOW LE transition;

X = Don't care;

Z = high-impedance OFF-state.

Low-power D-type transparent latch; 3-state

Limiting values 8.

Table 5. **Limiting values**

In accordance with the Absolute Maximum Rating System (IEC 60134). Voltages are referenced to GND (ground = 0 V).

					,
Symbol	Parameter	Conditions	Min	Max	Unit
V _{CC}	supply voltage		-0.5	+4.6	V
I _{IK}	input clamping current	V _I < 0 V	-50	-	mA
VI	input voltage		<u>[1]</u> –0.5	+4.6	V
I _{OK}	output clamping current	V _O < 0 V	-50	-	mA
Vo	output voltage	Active mode and Power-down mode	<u>[1]</u> –0.5	+4.6	V
lo	output current	$V_{O} = 0 V$ to V_{CC}	-	±20	mA
I _{CC}	supply current		-	50	mA
I _{GND}	ground current		-50	-	mA
T _{stg}	storage temperature		-65	+150	°C
P _{tot}	total power dissipation	$T_{amb} = -40 \ ^{\circ}C \ to +125 \ ^{\circ}C$	[2] _	250	mW

[1] The input and output voltage ratings may be exceeded if the input and output current ratings are observed.

[2] For SC-88 packages: above 87.5 °C the value of Ptot derates linearly with 4.0 mW/K.

For XSON6 packages: above 118 °C the value of Ptot derates linearly with 7.8 mW/K.

Recommended operating conditions 9.

Table 6.	6. Recommended operating conditions						
Symbol	Parameter	Conditions	Min	Max	Unit		
V _{CC}	supply voltage		0.8	3.6	V		
VI	input voltage		0	3.6	V		
Vo	output voltage	Active mode	0	V _{CC}	V		
		Power-down mode; $V_{CC} = 0 V$	0	3.6	V		
T _{amb}	ambient temperature		-40	+125	°C		
$\Delta t / \Delta V$	input transition rise and fall rate	$V_{CC} = 0.8 V \text{ to } 3.6 V$	-	200	ns/V		

10. Static characteristics

Static characteristics Table 7.

At recommended operating conditions; voltages are referenced to GND (ground = 0 V).

Symbol	Parameter	Conditions	Min	Тур	Max	Unit
T _{amb} = 2	5 °C					
V _{IH}	HIGH-level input voltage	$V_{CC} = 0.8 V$	$0.70\times V_{CC}$	-	-	V
		$V_{CC} = 0.9 \text{ V} \text{ to } 1.95 \text{ V}$	$0.65 \times V_{CC}$	-	-	V
		$V_{CC} = 2.3 \text{ V} \text{ to } 2.7 \text{ V}$	1.6	-	-	V
		$V_{CC} = 3.0 \text{ V} \text{ to } 3.6 \text{ V}$	2.0	-	-	V
V _{IL}	LOW-level input voltage	$V_{CC} = 0.8 V$	-	-	$0.30\times V_{CC}$	V
		$V_{CC} = 0.9 \text{ V}$ to 1.95 V	-	-	$0.35\times V_{CC}$	V
		$V_{CC} = 2.3 \text{ V} \text{ to } 2.7 \text{ V}$	-	-	0.7	V
		$V_{CC} = 3.0 \text{ V} \text{ to } 3.6 \text{ V}$	-	-	0.9	V
74AUP1G373		All information provided in this document is subject to legal disclaimers.		(© NXP B.V. 2012. All righ	nts reserved
Desident d		David A July 0040				4 - 1 - 01

74AUP1G373

Low-power D-type transparent latch; 3-state

Symbol	Parameter	Conditions	Min	Тур	Max	Unit
V _{он}	HIGH-level output voltage	$V_{I} = V_{IH} \text{ or } V_{IL}$				
		I_O = –20 $\mu\text{A};~V_{CC}$ = 0.8 V to 3.6 V	$V_{CC}-0.1$	-	-	V
		$I_{O} = -1.1 \text{ mA}; V_{CC} = 1.1 \text{ V}$	$0.75 \times V_{CC}$	-	-	V
		$I_{O} = -1.7 \text{ mA}; V_{CC} = 1.4 \text{ V}$	1.11	-	-	V
		$I_{O} = -1.9 \text{ mA}; V_{CC} = 1.65 \text{ V}$	1.32	-	-	V
		$I_{O} = -2.3 \text{ mA}; V_{CC} = 2.3 \text{ V}$	2.05	-	-	V
		$I_{O} = -3.1 \text{ mA}; V_{CC} = 2.3 \text{ V}$	1.9	-	-	V
		$I_{O} = -2.7 \text{ mA}; V_{CC} = 3.0 \text{ V}$	2.72	-	-	V
		$I_{O} = -4.0 \text{ mA}; V_{CC} = 3.0 \text{ V}$	2.6	-	-	V
V _{OL}	LOW-level output voltage	$V_{I} = V_{IH} \text{ or } V_{IL}$				
		I_{O} = 20 $\mu\text{A};V_{CC}$ = 0.8 V to 3.6 V	-	-	0.1	V
		I _O = 1.1 mA; V _{CC} = 1.1 V	-	-	$0.3\times V_{CC}$	V
		$I_0 = 1.7 \text{ mA}; V_{CC} = 1.4 \text{ V}$	-	-	0.31	V
		I_{O} = 1.9 mA; V_{CC} = 1.65 V	-	-	0.31	V
		I_{O} = 2.3 mA; V_{CC} = 2.3 V	-	-	0.31	V
		I_{O} = 3.1 mA; V_{CC} = 2.3 V	-	-	0.44	V
		$I_0 = 2.7 \text{ mA}; V_{CC} = 3.0 \text{ V}$	-	-	0.31	V
		I_{O} = 4.0 mA; V_{CC} = 3.0 V	-	-	0.44	V
I _I	input leakage current	$V_{\rm I}$ = GND to 3.6 V; $V_{\rm CC}$ = 0 V to 3.6 V	-	-	±0.1	μΑ
l _{oz}	OFF-state output current	$\label{eq:VI} \begin{array}{l} V_{I} = V_{IH} \text{ or } V_{IL}; V_{O} = 0 V \text{to} 3.6 V; \\ V_{CC} = 0 V \text{to} 3.6 V \end{array}$	-	-	±0.1	μA
I _{OFF}	power-off leakage current	V_{I} or V_{O} = 0 V to 3.6 V; V_{CC} = 0 V	-	-	±0.2	μΑ
∆l _{OFF}	additional power-off leakage current	V_{I} or $V_{O} = 0$ V to 3.6 V; $V_{CC} = 0$ V to 0.2 V	-	-	±0.2	μA
I _{CC}	supply current	$\label{eq:VI} \begin{array}{l} V_{I} = GND \text{ or } V_{CC}; I_{O} = 0 \; A; \\ V_{CC} = 0.8 \; V \; \mathrm{to} \; 3.6 \; V \end{array}$	-	-	0.5	μA
∆l _{CC}	additional supply current	$V_{I} = V_{CC} - 0.6 \text{ V}; I_{O} = 0 \text{ A};$ $V_{CC} = 3.3 \text{ V}$	<u>[1]</u> -	-	40	μA
Cı	input capacitance	V_{CC} = 0 V to 3.6 V; V_{I} = GND or V_{CC}	-	0.8	-	pF
Co	output capacitance	output enabled; $V_O = GND$; $V_{CC} = 0 V$	-	1.7	-	pF
		output disabled; V _{CC} = 0 V to 3.6 V; V _O = GND or V _{CC}	-	1.5	-	pF
T _{amb} = -	40 °C to +85 °C					
VIH	HIGH-level input voltage	$V_{CC} = 0.8 V$	$0.70 \times V_{CC}$	-	-	V
		$V_{CC} = 0.9 V$ to 1.95 V	$0.65 \times V_{CC}$	-	-	V
		V_{CC} = 2.3 V to 2.7 V	1.6	-	-	V
		V_{CC} = 3.0 V to 3.6 V	2.0	-	-	V
V _{IL}	LOW-level input voltage	$V_{CC} = 0.8 V$	-	-	$0.30\times V_{CC}$	V
		V_{CC} = 0.9 V to 1.95 V	-	-	$0.35\times V_{CC}$	V
		$V_{CC} = 2.3 \text{ V to } 2.7 \text{ V}$	-	-	0.7	V
		$V_{CC} = 3.0 \text{ V} \text{ to } 3.6 \text{ V}$	-	-	0.9	V

Table 7. Static characteristics ... continued

74AUP1G373

Low-power D-type transparent latch; 3-state

Symbol	Parameter	Conditions	Min	Тур	Max	Unit
V _{OH}	HIGH-level output voltage	$V_{I} = V_{IH} \text{ or } V_{IL}$				
		I_{O} = -20 μ A; V _{CC} = 0.8 V to 3.6 V	$V_{CC}-0.1$	-	-	V
		$I_0 = -1.1 \text{ mA}; V_{CC} = 1.1 \text{ V}$	$0.7 \times V_{CC}$	-	-	V
		$I_0 = -1.7 \text{ mA}; V_{CC} = 1.4 \text{ V}$	1.03	-	-	V
		$I_{O} = -1.9 \text{ mA}; V_{CC} = 1.65 \text{ V}$	1.30	-	-	V
		$I_0 = -2.3 \text{ mA}; V_{CC} = 2.3 \text{ V}$	1.97	-	-	V
		$I_0 = -3.1 \text{ mA}; V_{CC} = 2.3 \text{ V}$	1.85	-	-	V
		$I_0 = -2.7 \text{ mA}; V_{CC} = 3.0 \text{ V}$	2.67	-	-	V
		$I_{O} = -4.0 \text{ mA}; V_{CC} = 3.0 \text{ V}$	2.55	-	-	V
V _{OL}	LOW-level output voltage	$V_{I} = V_{IH} \text{ or } V_{IL}$				
		I_{O} = 20 μ A; V_{CC} = 0.8 V to 3.6 V	-	-	0.1	V
		I _O = 1.1 mA; V _{CC} = 1.1 V	-	-	$0.3\times V_{CC}$	V
		I _O = 1.7 mA; V _{CC} = 1.4 V	-	-	0.37	V
		I _O = 1.9 mA; V _{CC} = 1.65 V	-	-	0.35	V
		$I_0 = 2.3 \text{ mA}; V_{CC} = 2.3 \text{ V}$	-	-	0.33	V
		$I_0 = 3.1 \text{ mA}; V_{CC} = 2.3 \text{ V}$	-	-	0.45	V
		$I_0 = 2.7 \text{ mA}; V_{CC} = 3.0 \text{ V}$	-	-	0.33	V
		$I_0 = 4.0 \text{ mA}; V_{CC} = 3.0 \text{ V}$	-	-	0.45	V
l _l	input leakage current	$V_I = GND$ to 3.6 V; $V_{CC} = 0$ V to 3.6 V	-	-	±0.5	μΑ
I _{OZ}	OFF-state output current		-	-	±0.5	μΑ
I _{OFF}	power-off leakage current	V_1 or $V_0 = 0$ V to 3.6 V; $V_{CC} = 0$ V	-	-	±0.5	μΑ
ΔI_{OFF}	additional power-off leakage current	V_1 or $V_0 = 0$ V to 3.6 V; $V_{CC} = 0$ V to 0.2 V	-	-	±0.6	μA
I _{CC}	supply current	$V_I = GND \text{ or } V_{CC}; I_O = 0 \text{ A};$ $V_{CC} = 0.8 \text{ V to } 3.6 \text{ V}$	-	-	0.9	μΑ
∆l _{CC}	additional supply current	$V_{I} = V_{CC} - 0.6 \text{ V}; I_{O} = 0 \text{ A};$ $V_{CC} = 3.3 \text{ V}$	<u>[1]</u> -	-	50	μΑ
T _{amb} = -	40 °C to +125 °C					
VIH	HIGH-level input voltage	V _{CC} = 0.8 V	$0.75 imes V_{CC}$	-	-	V
		V _{CC} = 0.9 V to 1.95 V	$0.70 \times V_{CC}$		-	V
		$V_{CC} = 2.3 V \text{ to } 2.7 V$	1.6	-	-	V
		$V_{CC} = 3.0 \text{ V} \text{ to } 3.6 \text{ V}$	2.0	-	-	V
V _{IL}	LOW-level input voltage	$V_{CC} = 0.8 V$	-	-	$0.25\times V_{CC}$	V
		$V_{CC} = 0.9 V$ to 1.95 V	-	-	$0.30 \times V_{CC}$	
		$V_{CC} = 2.3 V \text{ to } 2.7 V$	-	-	0.7	V
		$V_{CC} = 3.0 \text{ V} \text{ to } 3.6 \text{ V}$	-	-	0.9	V

Table 7. Static characteristics ...continued

74AUP1G373

Low-power D-type transparent latch; 3-state

Symbol	Parameter	Conditions	Min	Тур	Max	Unit
V _{OH}	HIGH-level output voltage	$V_{I} = V_{IH} \text{ or } V_{IL}$				
		I_{O} = –20 $\mu A; V_{CC}$ = 0.8 V to 3.6 V	$V_{CC}-0.11$	-	-	V
		$I_0 = -1.1 \text{ mA}; V_{CC} = 1.1 \text{ V}$	$0.6\times V_{CC}$	-	-	V
		$I_0 = -1.7 \text{ mA}; V_{CC} = 1.4 \text{ V}$	0.93	-	-	V
		$I_{O} = -1.9 \text{ mA}; V_{CC} = 1.65 \text{ V}$	1.17	-	-	V
		$I_{O} = -2.3 \text{ mA}; V_{CC} = 2.3 \text{ V}$	1.77	-	-	V
		$I_{O} = -3.1 \text{ mA}; V_{CC} = 2.3 \text{ V}$	1.67	-	-	V
		$I_{O} = -2.7 \text{ mA}; V_{CC} = 3.0 \text{ V}$	2.40	-	-	V
		$I_{O} = -4.0 \text{ mA}; V_{CC} = 3.0 \text{ V}$	2.30	-	-	V
V _{OL}	LOW-level output voltage	$V_{I} = V_{IH} \text{ or } V_{IL}$				
		I_{O} = 20 $\mu\text{A};V_{CC}$ = 0.8 V to 3.6 V	-	-	0.11	V
		$I_0 = 1.1 \text{ mA}; V_{CC} = 1.1 \text{ V}$	-	-	$0.33 \times V_{CC}$	V
		$I_0 = 1.7 \text{ mA}; V_{CC} = 1.4 \text{ V}$	-	-	0.41	V
		$I_0 = 1.9 \text{ mA}; V_{CC} = 1.65 \text{ V}$	-	-	0.39	V
		$I_0 = 2.3 \text{ mA}; V_{CC} = 2.3 \text{ V}$	-	-	0.36	V
		$I_0 = 3.1 \text{ mA}; V_{CC} = 2.3 \text{ V}$	-	-	0.50	V
		I_{O} = 2.7 mA; V_{CC} = 3.0 V	-	-	0.36	V
		I_{O} = 4.0 mA; V_{CC} = 3.0 V	-	-	0.50	V
l _l	input leakage current	$V_{\rm I}$ = GND to 3.6 V; $V_{\rm CC}$ = 0 V to 3.6 V	-	-	±0.75	μΑ
I _{OZ}	OFF-state output current	$\label{eq:VI} \begin{array}{l} V_{I} = V_{IH} \text{ or } V_{IL}; V_{O} = 0 \; V \; \text{to } 3.6 \; V; \\ V_{CC} = 0 \; V \; \text{to } 3.6 \; V \end{array}$	-	-	±0.75	μΑ
I _{OFF}	power-off leakage current	$V_{I} \text{ or } V_{O} = 0 \text{ V to } 3.6 \text{ V}; V_{CC} = 0 \text{ V}$	-	-	±0.75	μΑ
ΔI_{OFF}	additional power-off leakage current	V_1 or $V_0 = 0$ V to 3.6 V; $V_{CC} = 0$ V to 0.2 V	-	-	±0.75	μΑ
I _{CC}	supply current	$\label{eq:VI} \begin{array}{l} V_{I} = GND \text{ or } V_{CC}; I_{O} = 0 \; A; \\ V_{CC} = 0.8 \; V \; to \; 3.6 \; V \end{array}$	-	-	1.4	μΑ
ΔI_{CC}	additional supply current	$V_{I} = V_{CC} - 0.6 \text{ V}; I_{O} = 0 \text{ A};$ $V_{CC} = 3.3 \text{ V}$	<u>[1]</u> -	-	75	μA

Table 7. Static characteristics ...continued

At recommended operating conditions; voltages are referenced to GND (ground = 0 V).

[1] One input at V_{CC} – 0.6 V, other input at V_{CC} or GND.

Low-power D-type transparent latch; 3-state

11. Dynamic characteristics

Table 8. Dynamic characteristics

Voltages are referenced to GND (ground = 0 V); for test circuit see Figure 11.

Symbol	Parameter	Conditions		25 °C			–40 °C to +125 °C				Unit
				Min	Typ <mark>[1]</mark>	Max	Min (85 °C)	Max (85 °C)	Min (125 °C)	Max (125 °C)	
C _L = 5 pF	F										
t _{pd}		D to Q; see Figure 7	[2]								
	delay	$V_{CC} = 0.8 V$		-	21.4	-	-	-	-	-	ns
		V_{CC} = 1.1 V to 1.3 V		2.8	6.6	13.5	2.6	13.8	2.6	15.2	ns
		V_{CC} = 1.4 V to 1.6 V		2.4	4.6	7.8	2.1	8.3	2.1	9.1	ns
		V_{CC} = 1.65 V to 1.95 V		1.9	3.7	6.2	1.6	6.7	1.6	7.3	ns
		V_{CC} = 2.3 V to 2.7 V		1.8	2.9	4.1	1.5	4.5	1.5	4.9	ns
		V_{CC} = 3.0 V to 3.6 V		1.5	2.5	3.5	1.2	4.0	1.2	4.5	ns
		LE to Q; see Figure 8	[2]								
		$V_{CC} = 0.8 V$		-	20.3	-	-	-	-	-	ns
		V_{CC} = 1.1 V to 1.3 V		2.7	6.2	13.6	2.5	14.0	2.5	15.4	ns
		V_{CC} = 1.4 V to 1.6 V		2.3	4.4	7.6	2.0	8.5	2.0	9.3	ns
		V_{CC} = 1.65 V to 1.95 V		1.8	3.5	5.8	1.5	6.7	1.5	7.3	ns
		V_{CC} = 2.3 V to 2.7 V		1.5	2.6	4.0	1.3	4.4	1.3	4.8	ns
		V_{CC} = 3.0 V to 3.6 V		1.3	2.2	3.3	1.1	3.8	1.1	4.2	ns
t _{en}	enable time	OE to Q; see Figure 10	[3]								
		$V_{CC} = 0.8 V$		-	17.9	-	-	-	-	-	ns
		V_{CC} = 1.1 V to 1.3 V		3.2	5.1	9.2	3.0	9.2	3.0	10.1	ns
		V_{CC} = 1.4 V to 1.6 V		2.6	3.8	5.8	2.4	6.1	2.4	6.7	ns
		V_{CC} = 1.65 V to 1.95 V		2.2	3.3	4.8	2.0	5.0	2.0	5.5	ns
		V_{CC} = 2.3 V to 2.7 V		2.0	2.7	3.8	1.8	4.0	1.8	4.4	ns
		V_{CC} = 3.0 V to 3.6 V		1.9	2.5	3.4	1.8	3.6	1.8	4.0	ns
t _{dis}	disable time	OE to Q; see Figure 10	[4]								
		$V_{CC} = 0.8 V$		-	9.4	-	-	-	-	-	ns
		V_{CC} = 1.1 V to 1.3 V		2.9	4.2	7.5	2.8	7.9	2.8	8.7	ns
		V_{CC} = 1.4 V to 1.6 V		2.2	3.2	4.9	2.1	5.3	2.1	5.8	ns
		V _{CC} = 1.65 V to 1.95 V		2.2	3.0	4.4	2.1	4.9	2.1	5.4	ns
		V_{CC} = 2.3 V to 2.7 V		1.6	2.2	3.1	1.5	3.4	1.5	3.7	ns
		$v_{CC} = 2.3 \ v \ 10 \ 2.7 \ v$		1.0	2.2	0.1	1.5	5.4	1.5	5.7	115

Low-power D-type transparent latch; 3-state

Symbol	Parameter	Conditions			25 °C		–40 °C to +125 °C				Unit
				Min	Typ <mark>[1]</mark>	Max	Min (85 °C)	Max (85 °C)	Min (125 °C)	Max (125 °C)	
C _L = 10 p	ρF										
^t pd	· ·	D to Q; see Figure 7	[2]								
	delay	$V_{CC} = 0.8 V$		-	24.4	-	-	-	-	-	ns
		V_{CC} = 1.1 V to 1.3 V		3.0	7.5	15.3	2.7	15.9	2.7	17.4	ns
		V_{CC} = 1.4 V to 1.6 V		2.6	5.3	9.0	2.2	9.4	2.2	10.3	ns
		V_{CC} = 1.65 V to 1.95 V		2.5	4.3	6.9	2.1	7.3	2.1	8.0	ns
		V_{CC} = 2.3 V to 2.7 V		2.0	3.5	4.8	1.8	5.3	1.8	5.9	ns
		V_{CC} = 3.0 V to 3.6 V		1.8	3.1	4.2	1.7	4.6	1.7	5.1	ns
		LE to Q; see Figure 8	[2]								
		$V_{CC} = 0.8 V$		-	23.3	-	-	-	-	-	ns
		V_{CC} = 1.1 V to 1.3 V		2.9	7.1	15.4	2.7	16.1	2.7	17.7	ns
		V_{CC} = 1.4 V to 1.6 V		2.5	5.0	8.8	2.1	9.5	2.1	10.4	ns
		V_{CC} = 1.65 V to 1.95 V		2.3	4.1	6.6	2.0	7.3	2.0	8.1	ns
		V_{CC} = 2.3 V to 2.7 V		1.9	3.1	4.7	1.6	5.2	1.6	5.8	ns
		V_{CC} = 3.0 V to 3.6 V		1.7	2.8	4.0	1.4	4.4	1.4	4.9	ns
en	enable time	OE to Q; see Figure 10	[3]								
		$V_{CC} = 0.8 V$		-	21.2	-	-	-	-	-	ns
		V_{CC} = 1.1 V to 1.3 V		3.7	6.0	10.6	3.4	10.6	3.4	11.7	ns
		V_{CC} = 1.4 V to 1.6 V		3.1	4.5	6.7	2.8	7.0	2.8	7.7	ns
		V_{CC} = 1.65 V to 1.95 V		2.7	3.9	5.5	2.5	5.8	2.5	6.4	ns
		V_{CC} = 2.3 V to 2.7 V		2.4	3.3	4.5	2.2	4.7	2.2	5.2	ns
		V_{CC} = 3.0 V to 3.6 V		2.3	3.1	4.1	2.2	4.3	2.2	4.7	ns
dis	disable time	OE to Q; see Figure 10	[4]								
		$V_{CC} = 0.8 V$		-	11.3	-	-	-	-	-	ns
		V_{CC} = 1.1 V to 1.3 V		3.9	5.3	8.7	3.8	9.2	3.8	10.1	ns
		V_{CC} = 1.4 V to 1.6 V		3.0	4.1	5.8	2.9	6.2	2.9	6.8	ns
		V_{CC} = 1.65 V to 1.95 V		3.2	4.2	5.7	3.1	6.0	3.1	6.6	ns
		$V_{\rm CC}$ = 2.3 V to 2.7 V		2.3	3.0	4.0	2.2	4.3	2.2	4.7	ns
		$V_{CC} = 3.0 \text{ V} \text{ to } 3.6 \text{ V}$		3.0	3.8	4.7	2.9	5.0	2.9	5.5	ns

Table 8. Dynamic characteristics ... continued

Low-power D-type transparent latch; 3-state

Symbol	Parameter	Conditions			25 °C			-40 °C t	to +125 °C	;	Unit
				Min	Typ <mark>[1]</mark>	Max	Min (85 °C)	Max (85 °C)	Min (125 °C)	Max (125 °C)	
C _L = 15 p	ρF										
t _{pd}	propagation	D to Q; see Figure 7	[2]								
	delay	$V_{CC} = 0.8 V$		-	27.3	-	-	-	-	-	ns
		V_{CC} = 1.1 V to 1.3 V		3.5	8.3	16.9	3.2	17.5	3.2	19.2	ns
		V_{CC} = 1.4 V to 1.6 V		3.1	5.9	9.6	2.7	10.5	2.7	11.6	ns
		V_{CC} = 1.65 V to 1.95 V		2.6	4.8	7.6	2.2	8.5	2.2	9.3	ns
		V_{CC} = 2.3 V to 2.7 V		2.5	3.9	5.5	2.2	5.9	2.2	6.5	ns
		V_{CC} = 3.0 V to 3.6 V		2.2	3.6	4.9	1.8	5.5	1.8	6.0	ns
		LE to Q; see Figure 8	[2]								
		$V_{CC} = 0.8 V$		-	26.1	-	-	-	-	-	ns
		V_{CC} = 1.1 V to 1.3 V		3.3	7.9	17.3	3.0	18.0	3.0	19.8	ns
		V_{CC} = 1.4 V to 1.6 V		3.0	5.6	9.7	2.5	10.7	2.5	11.8	ns
		V_{CC} = 1.65 V to 1.95 V		2.5	4.6	7.4	2.2	8.3	2.2	9.1	ns
		V_{CC} = 2.3 V to 2.7 V		2.3	3.6	5.3	2.0	5.9	2.0	6.4	ns
		$V_{CC} = 3.0 \text{ V} \text{ to } 3.6 \text{ V}$		2.1	3.2	4.6	1.8	5.1	1.8	5.6	ns
t _{en}	enable time	OE to Q; see Figure 10	[3]								
		$V_{CC} = 0.8 V$		-	24.6	-	-	-	-	-	ns
		$V_{CC} = 1.1 \text{ V} \text{ to } 1.3 \text{ V}$		4.1	6.8	12.1	3.8	12.1	3.8	13.3	ns
		$V_{CC} = 1.4 \text{ V}$ to 1.6 V		3.5	5.1	7.5	3.2	7.9	3.2	8.7	ns
		V_{CC} = 1.65 V to 1.95 V		3.1	4.4	6.1	2.8	6.5	2.8	7.2	ns
		V_{CC} = 2.3 V to 2.7 V		2.8	3.7	5.0	2.5	5.3	2.5	5.8	ns
		V_{CC} = 3.0 V to 3.6 V		2.6	3.5	4.7	2.5	4.9	2.5	5.4	ns
t _{dis}	disable time	OE to Q; see Figure 10	[4]								
		$V_{CC} = 0.8 V$		-	13.1	-	-	-	-	-	ns
		$V_{CC} = 1.1 \text{ V to } 1.3 \text{ V}$		4.9	6.5	9.8	4.8	10.4	4.8	11.4	ns
		$V_{CC} = 1.4 \text{ V}$ to 1.6 V		3.9	5.0	6.8	3.8	7.3	3.8	8.0	ns
		V_{CC} = 1.65 V to 1.95 V		4.2	5.3	6.9	4.1	7.3	4.1	8.0	ns
		V_{CC} = 2.3 V to 2.7 V		3.0	3.8	4.8	2.9	5.1	2.9	5.6	ns
		$V_{CC} = 3.0 \text{ V} \text{ to } 3.6 \text{ V}$		4.1	5.0	6.1	4.0	6.4	4.0	7.0	ns

Table 8. Dynamic characteristics ...continued

Low-power D-type transparent latch; 3-state

Symbol	Parameter	Conditions		25 °C		–40 °C to +125 °C				Unit	
				Min	Typ <mark>[1]</mark>	p <mark>[1]</mark> Max	Min (85 °C)	Max (85 °C)	Min (125 °C)	Max (125 °C)	
C _L = 30 p	ρF				1						
pd	propagation	D to Q; see Figure 7	[2]								
	delay	$V_{CC} = 0.8 V$		-	35.9	-	-	-	-	-	ns
		V_{CC} = 1.1 V to 1.3 V		4.0	10.6	22.1	3.7	23.3	3.7	25.6	ns
		$V_{CC} = 1.4 \text{ V} \text{ to } 1.6 \text{ V}$		3.6	7.5	12.3	3.5	13.6	3.5	15.0	ns
		V_{CC} = 1.65 V to 1.95 V		3.5	6.2	9.5	3.2	10.5	3.2	11.5	ns
		V_{CC} = 2.3 V to 2.7 V		3.3	5.1	6.9	2.9	7.6	2.9	8.3	ns
		V_{CC} = 3.0 V to 3.6 V		3.0	4.7	6.4	2.9	7.2	2.9	7.9	ns
		LE to Q; see Figure 8	[2]								
		V _{CC} = 0.8 V		-	34.8	-	-	-	-	-	ns
		$V_{CC} = 1.1 \text{ V}$ to 1.3 V		3.9	10.2	22.2	3.7	23.5	3.7	25.9	ns
		$V_{CC} = 1.4 \text{ V}$ to 1.6 V		3.5	7.2	12.4	3.4	13.7	3.4	15.1	ns
		$V_{CC} = 1.65 \text{ V}$ to 1.95 V		3.3	5.9	9.5	3.0	10.5	3.0	11.6	ns
		V_{CC} = 2.3 V to 2.7 V		3.1	4.8	6.8	2.7	7.5	2.7	8.2	ns
		$V_{CC} = 3.0 \text{ V} \text{ to } 3.6 \text{ V}$		2.9	4.4	6.1	2.6	7.0	2.6	7.7	ns
en er	enable time	OE to Q; see Figure 10	[3]								
		V _{CC} = 0.8 V		-	34.5	-	-	-	-	-	ns
		$V_{CC} = 1.1 \text{ V}$ to 1.3 V		5.5	9.1	16.2	4.9	16.2	4.9	17.8	ns
		$V_{CC} = 1.4 \text{ V}$ to 1.6 V		4.6	6.7	9.9	4.2	10.5	4.2	11.6	ns
		$V_{CC} = 1.65 \text{ V}$ to 1.95 V		4.2	5.7	7.9	3.7	8.6	3.7	9.5	ns
		$V_{CC} = 2.3 \text{ V}$ to 2.7 V		3.6	4.9	6.4	3.4	6.9	3.4	7.6	ns
		$V_{CC} = 3.0 \text{ V} \text{ to } 3.6 \text{ V}$		3.4	4.7	6.1	3.3	6.5	3.3	7.2	ns
dis	disable time	OE to Q; see Figure 10	[4]								
		V _{CC} = 0.8 V		-	19.2	-	-	-	-	-	ns
		$V_{CC} = 1.1 \text{ V}$ to 1.3 V		8.0	9.9	13.7	7.9	14.5	7.9	16.0	ns
		$V_{CC} = 1.4 \text{ V}$ to 1.6 V		6.3	7.7	9.7	6.2	10.5	6.2	11.6	ns
		$V_{CC} = 1.65 \text{ V} \text{ to } 1.95 \text{ V}$		7.3	8.7	10.6	7.2	11.3	7.2	12.4	ns
		$V_{CC} = 2.3 \text{ V} \text{ to } 2.7 \text{ V}$		5.2	6.2	7.5	5.1	7.8	5.1	8.6	ns
		$V_{CC} = 3.0 \text{ V to } 3.6 \text{ V}$		7.5	8.8	10.2	7.4	10.5	7.4	11.6	ns
C _L = 5 pl	F, 10 pF, 15 pl	F and 30 pF									
W	pulse width	LE HIGH; see Figure 8									
••		V _{CC} = 0.8 V		-	4.0	-	-	-	-	-	ns
		V _{CC} = 1.1 V to 1.3 V		-	0.7	-	2.1	-	2.1	-	ns
		$V_{CC} = 1.4 \text{ V to } 1.6 \text{ V}$		-	0.5	-	1.3	-	1.3	-	ns
		V _{CC} = 1.65 V to 1.95 V		-	0.4	-	1.0	-	1.0	-	ns
		$V_{CC} = 2.3 \text{ V to } 2.7 \text{ V}$		-	0.3	-	0.8	-	0.8	-	ns
		$V_{CC} = 3.0 \text{ V to } 3.6 \text{ V}$		-	0.2	-	0.8	-	0.8		ns

Table 8. Dynamic characteristics ...continued

Low-power D-type transparent latch; 3-state

Symbol	Parameter	Conditions		25 °C		–40 °C to +125 °C				Unit
			Min	Typ <mark>[1]</mark>	Max	Min (85 °C)	Max (85 °C)	Min (125 °C)	Max (125 °C)	
t _{su(H)}	set-up time	D to LE; see Figure 9								
	HIGH	$V_{CC} = 0.8 V$	-	4.6	-	-	-	-	-	ns
		$V_{CC} = 1.1 \text{ V to } 1.3 \text{ V}$	-	0.9	-	2.2	-	2.2	-	ns
		V_{CC} = 1.4 V to 1.6 V	-	0.6	-	1.4	-	1.4	-	ns
		V_{CC} = 1.65 V to 1.95 V	-	0.4	-	1.0	-	1.0	-	ns
		V_{CC} = 2.3 V to 2.7 V	-	0	-	0.6	-	0.6	-	ns
		V_{CC} = 3.0 V to 3.6 V	-	-0.1	-	0.4	-	0.4	-	ns
	set-up time LOW	D to LE; see Figure 9								
		$V_{CC} = 0.8 V$	-	4.0	-	-	-	-	-	ns
		V_{CC} = 1.1 V to 1.3 V	-	1.2	-	2.7	-	2.7	-	ns
		V_{CC} = 1.4 V to 1.6 V	-	0.7	-	1.5	-	1.5	-	ns
		V_{CC} = 1.65 V to 1.95 V	-	0.6	-	1.2	-	1.2	-	ns
		V_{CC} = 2.3 V to 2.7 V	-	0.4	-	0.9	-	0.9	-	ns
		V_{CC} = 3.0 V to 3.6 V	-	0.3	-	0.7	-	0.7	-	ns
t _h	hold time	D to LE HIGH or LOW; see <u>Figure 9</u>								
		$V_{CC} = 0.8 V$	-	-4.6	-	-	-	-	-	ns
		$V_{CC} = 1.1 \text{ V}$ to 1.3 V	-	-0.9	-	-0.1	-	-0.1	-	ns
		V_{CC} = 1.4 V to 1.6 V	-	-0.6	-	-0.1	-	-0.1	-	ns
		V_{CC} = 1.65 V to 1.95 V	-	-0.4	-	0	-	0	-	ns
		V_{CC} = 2.3 V to 2.7 V	-	-0.2	-	0.2	-	0.2	-	ns
		V_{CC} = 3.0 V to 3.6 V	-	-0.1	-	0.3	-	0.3	-	ns
				0		0.0		0.0		

Table 8. Dynamic characteristics ...continued

Voltages are referenced to GND (ground = 0 V); for test circuit see Figure 11.

Low-power D-type transparent latch; 3-state

Symbol	Parameter	Conditions		25 °C		–40 °C to +125 °C				Unit
				Typ[1]	Max	Min (85 °C)	Max (85 °C)	Min (125 °C)	Max (125 °C)	
C _{PD}	power	$f_i = 1 \text{ MHz}; V_I = \text{GND to } V_{CC}$ [5][6]	<u>9</u>							
	dissipation capacitance	output enabled								
		$V_{CC} = 0.8 V$	-	2.0	-	-	-	-	-	pF
		$V_{CC} = 1.1 \text{ V to } 1.3 \text{ V}$	-	2.0	-	-	-	-	-	pF
		$V_{CC} = 1.4 \text{ V} \text{ to } 1.6 \text{ V}$	-	2.0	-	-	-	-	-	pF
		$V_{CC} = 1.65 \text{ V} \text{ to } 1.95 \text{ V}$	-	2.1	-	-	-	-	-	pF
		V_{CC} = 2.3 V to 2.7 V	-	2.4	-	-	-	-	-	pF
		$V_{CC} = 3.0 \text{ V} \text{ to } 3.6 \text{ V}$	-	2.8	-	-	-	-	-	pF

Table 8. Dynamic characteristics ...continued

Voltages are referenced to GND (ground = 0 V); for test circuit see <u>Figure 11</u>.

[1] All typical values are measured at nominal V_{CC} .

[2] t_{pd} is the same as t_{PLH} and t_{PHL} .

[3] t_{en} is the same as t_{PZH} and t_{PZL} .

[4] t_{dis} is the same as t_{PHZ} and t_{PLZ} .

[5] All specified values are the average typical values over all stated loads.

[6] C_{PD} is used to determine the dynamic power dissipation (P_D in μ W).

 $P_{D} = C_{PD} \times V_{CC}^{2} \times f_{i} \times N + \Sigma(C_{L} \times V_{CC}^{2} \times f_{o}) \text{ where:}$

 f_i = input frequency in MHz;

 $f_o = output frequency in MHz;$


 C_L = output load capacitance in pF;

 V_{CC} = supply voltage in V;

 $\Sigma(C_L \times V_{CC}^2 \times f_0)$ = sum of the outputs;

N = number of inputs switching.

12. Waveforms



74AUP1G373 Product data sheet

13 of 25

74AUP1G373

Low-power D-type transparent latch; 3-state




Table 9. Measurement points

Supply voltage	Output	Input					
V _{cc}	V _M	V _M	VI	$t_r = t_f$			
0.8 V to 3.6 V	$0.5 imes V_{CC}$	$0.5 imes V_{CC}$	V _{CC}	\leq 3.0 ns			

74AUP1G373

Low-power D-type transparent latch; 3-state




Table 10. Measurement points

Supply voltage	Input	Output		
V _{CC}	V _M	V _M	V _X	V _Y
0.8 V to 1.6 V	$0.5\times V_{CC}$	$0.5\times V_{CC}$	V _{OL} + 0.1 V	V _{OH} – 0.1 V
1.65 V to 2.7 V	$0.5\times V_{CC}$	$0.5\times V_{CC}$	V _{OL} + 0.15 V	V _{OH} – 0.15 V
3.0 V to 3.6 V	$0.5\times V_{CC}$	$0.5\times V_{CC}$	V _{OL} + 0.3 V	V _{OH} – 0.3 V

Low-power D-type transparent latch; 3-state




Table 11. Test data

Supply voltage	Load	V _{EXT}			
V _{cc}	CL	R _L [1]	t _{PLH} , t _{PHL}	t _{PZH} , t _{PHZ}	t _{PZL} , t _{PLZ}
0.8 V to 3.6 V	5 pF, 10 pF, 15 pF and 30 pF	5 k Ω or 1 M Ω	open	GND	$2 \times V_{CC}$

[1] For measuring enable and disable times $R_L = 5 k\Omega$, for measuring propagation delays, setup and hold times and pulse width $R_L = 1 M\Omega$.

74AUP1G373

Low-power D-type transparent latch; 3-state

13. Package outline




Fig 12. Package outline SOT363 (SC-88)

All information provided in this document is subject to legal disclaimers.

Low-power D-type transparent latch; 3-state




Fig 13. Package outline SOT886 (XSON6)

All information provided in this document is subject to legal disclaimers.

Low-power D-type transparent latch; 3-state





Fig 14. Package outline SOT891 (XSON6)

19 of 25

Low-power D-type transparent latch; 3-state




XSON6: extremely thin small outline package; no leads; 6 terminals; body 0.9 x 1.0 x 0.35 mm

Fig 15. Package outline SOT1115 (XSON6)

All information provided in this document is subject to legal disclaimers.

Low-power D-type transparent latch; 3-state



XSON6: extremely thin small outline package; no leads; 6 terminals; body 1.0 x 1.0 x 0.35 mm

Fig 16. Package outline SOT1202 (XSON6)

Low-power D-type transparent latch; 3-state

14. Abbreviations

Acronym	Description	
CDM	Charged Device Model	
DUT	Device Under Test	
ESD	ElectroStatic Discharge	
НВМ	Human Body Model	
MM	Machine Model	

15. Revision history

Table 13. Revision history **Document ID Release date** Data sheet status Change notice Supersedes 74AUP1G373 v.6 20120704 Product data sheet 74AUP1G373 v.5 Modifications: • Package outline drawing of SOT886 (Figure 13) modified. 74AUP1G373 v.5 20111125 Product data sheet 74AUP1G373 v.4 -Modifications: • Legal pages updated. 74AUP1G373 v.4 20100715 Product data sheet 74AUP1G373 v.3 -74AUP1G373 v.3 20080109 Product data sheet 74AUP1G373 v.2 -74AUP1G373 v.2 20070720 Product data sheet 74AUP1G373 v.1 _ 74AUP1G373 v.1 20061129 Product data sheet --

Low-power D-type transparent latch; 3-state

16. Legal information

16.1 Data sheet status

Document status[1][2]	Product status ^[3]	Definition
Objective [short] data sheet	Development	This document contains data from the objective specification for product development.
Preliminary [short] data sheet	Qualification	This document contains data from the preliminary specification.
Product [short] data sheet	Production	This document contains the product specification.

[1] Please consult the most recently issued document before initiating or completing a design.

[2] The term 'short data sheet' is explained in section "Definitions".

[3] The product status of device(s) described in this document may have changed since this document was published and may differ in case of multiple devices. The latest product status information is available on the Internet at URL http://www.nxp.com.

16.2 Definitions

Draft — The document is a draft version only. The content is still under internal review and subject to formal approval, which may result in modifications or additions. NXP Semiconductors does not give any representations or warranties as to the accuracy or completeness of information included herein and shall have no liability for the consequences of use of such information.

Short data sheet — A short data sheet is an extract from a full data sheet with the same product type number(s) and title. A short data sheet is intended for quick reference only and should not be relied upon to contain detailed and full information. For detailed and full information see the relevant full data sheet, which is available on request via the local NXP Semiconductors sales office. In case of any inconsistency or conflict with the short data sheet, the full data sheet shall prevail.

Product specification — The information and data provided in a Product data sheet shall define the specification of the product as agreed between NXP Semiconductors and its customer, unless NXP Semiconductors and customer have explicitly agreed otherwise in writing. In no event however, shall an agreement be valid in which the NXP Semiconductors product is deemed to offer functions and qualities beyond those described in the Product data sheet.

16.3 Disclaimers

Limited warranty and liability — Information in this document is believed to be accurate and reliable. However, NXP Semiconductors does not give any representations or warranties, expressed or implied, as to the accuracy or completeness of such information and shall have no liability for the consequences of use of such information. NXP Semiconductors takes no responsibility for the content in this document if provided by an information source outside of NXP Semiconductors.

In no event shall NXP Semiconductors be liable for any indirect, incidental, punitive, special or consequential damages (including - without limitation - lost profits, lost savings, business interruption, costs related to the removal or replacement of any products or rework charges) whether or not such damages are based on tort (including negligence), warranty, breach of contract or any other legal theory.

Notwithstanding any damages that customer might incur for any reason whatsoever, NXP Semiconductors' aggregate and cumulative liability towards customer for the products described herein shall be limited in accordance with the *Terms and conditions of commercial sale* of NXP Semiconductors.

Right to make changes — NXP Semiconductors reserves the right to make changes to information published in this document, including without limitation specifications and product descriptions, at any time and without notice. This document supersedes and replaces all information supplied prior to the publication hereof. Suitability for use — NXP Semiconductors products are not designed, authorized or warranted to be suitable for use in life support, life-critical or safety-critical systems or equipment, nor in applications where failure or malfunction of an NXP Semiconductors product can reasonably be expected to result in personal injury, death or severe property or environmental damage. NXP Semiconductors and its suppliers accept no liability for inclusion and/or use of NXP Semiconductors products in such equipment or applications and therefore such inclusion and/or use is at the customer's own risk.

Applications — Applications that are described herein for any of these products are for illustrative purposes only. NXP Semiconductors makes no representation or warranty that such applications will be suitable for the specified use without further testing or modification.

Customers are responsible for the design and operation of their applications and products using NXP Semiconductors products, and NXP Semiconductors accepts no liability for any assistance with applications or customer product design. It is customer's sole responsibility to determine whether the NXP Semiconductors product is suitable and fit for the customer's applications and products planned, as well as for the planned application and use of customer's third party customer(s). Customers should provide appropriate design and operating safeguards to minimize the risks associated with their applications and products.

NXP Semiconductors does not accept any liability related to any default, damage, costs or problem which is based on any weakness or default in the customer's applications or products, or the application or use by customer's third party customer(s). Customer is responsible for doing all necessary testing for the customer's applications and products using NXP Semiconductors products in order to avoid a default of the applications and the products or of the application or use by customer's third party customer(s). NXP does not accept any liability in this respect.

Limiting values — Stress above one or more limiting values (as defined in the Absolute Maximum Ratings System of IEC 60134) will cause permanent damage to the device. Limiting values are stress ratings only and (proper) operation of the device at these or any other conditions above those given in the Recommended operating conditions section (if present) or the Characteristics sections of this document is not warranted. Constant or repeated exposure to limiting values will permanently and irreversibly affect the quality and reliability of the device.

Terms and conditions of commercial sale — NXP Semiconductors products are sold subject to the general terms and conditions of commercial sale, as published at http://www.nxp.com/profile/terms, unless otherwise agreed in a valid written individual agreement. In case an individual agreement is concluded only the terms and conditions of the respective agreement shall apply. NXP Semiconductors hereby expressly objects to applying the customer's general terms and conditions with regard to the purchase of NXP Semiconductors products by customer.

No offer to sell or license — Nothing in this document may be interpreted or construed as an offer to sell products that is open for acceptance or the grant, conveyance or implication of any license under any copyrights, patents or other industrial or intellectual property rights.

Product data sheet

Low-power D-type transparent latch; 3-state

Export control — This document as well as the item(s) described herein may be subject to export control regulations. Export might require a prior authorization from competent authorities.

Non-automotive qualified products — Unless this data sheet expressly states that this specific NXP Semiconductors product is automotive qualified, the product is not suitable for automotive use. It is neither qualified nor tested in accordance with automotive testing or application requirements. NXP Semiconductors accepts no liability for inclusion and/or use of non-automotive qualified products in automotive equipment or applications.

In the event that customer uses the product for design-in and use in automotive applications to automotive specifications and standards, customer (a) shall use the product without NXP Semiconductors' warranty of the product for such automotive applications, use and specifications, and (b) whenever customer uses the product for automotive applications beyond

NXP Semiconductors' specifications such use shall be solely at customer's own risk, and (c) customer fully indemnifies NXP Semiconductors for any liability, damages or failed product claims resulting from customer design and use of the product for automotive applications beyond NXP Semiconductors' standard warranty and NXP Semiconductors' product specifications.

Translations — A non-English (translated) version of a document is for reference only. The English version shall prevail in case of any discrepancy between the translated and English versions.

16.4 Trademarks

Notice: All referenced brands, product names, service names and trademarks are the property of their respective owners.

17. Contact information

For more information, please visit: http://www.nxp.com

For sales office addresses, please send an email to: salesaddresses@nxp.com

Low-power D-type transparent latch; 3-state

18. Contents

1	General description 1
2	Features and benefits 1
3	Ordering information 2
4	Marking 2
5	Functional diagram 2
6	Pinning information 3
6.1	Pinning
6.2	Pin description 3
7	Functional description 3
8	Limiting values 4
9	Recommended operating conditions 4
10	Static characteristics 4
11	Dynamic characteristics 8
12	Waveforms 13
13	Package outline 17
14	Abbreviations 22
15	Revision history 22
16	Legal information 23
16.1	Data sheet status 23
16.2	Definitions 23
16.3	Disclaimers 23
16.4	Trademarks 24
17	Contact information 24
18	Contents 25

Please be aware that important notices concerning this document and the product(s) described herein, have been included in section 'Legal information'.

© NXP B.V. 2012.

All rights reserved.

For more information, please visit: http://www.nxp.com For sales office addresses, please send an email to: salesaddresses@nxp.com

Date of release: 4 July 2012 Document identifier: 74AUP1G373