74AVCH8T245

8-bit dual supply translating transceiver with configurable voltage translation; 3-state

Rev. 5 — 27 December 2012

Product data sheet

1. General description

The 74AVCH8T245 is an 8-bit, dual supply transceiver that enables bidirectional level translation. It features two 8-bit input-output ports (An and Bn), a direction control input (DIR), a output enable input ($\overline{\text{OE}}$) and dual supply pins ($V_{CC(A)}$ and $V_{CC(B)}$). Both $V_{CC(A)}$ and $V_{CC(B)}$ can be supplied at any voltage between 0.8 V and 3.6 V making the device suitable for translating between any of the low voltage nodes (0.8 V, 1.2 V, 1.5 V, 1.8 V, 2.5 V and 3.3 V). Pins An, $\overline{\text{OE}}$ and DIR are referenced to $V_{CC(A)}$ and pins Bn are referenced to $V_{CC(B)}$. A HIGH on DIR allows transmission from An to Bn and a LOW on DIR allows transmission from Bn to An. The output enable input ($\overline{\text{OE}}$) can be used to disable the outputs so the buses are effectively isolated.

The device is fully specified for partial power-down applications using I_{OFF} . The I_{OFF} circuitry disables the output, preventing any damaging backflow current through the device when it is powered down. In suspend mode when either $V_{CC(A)}$ or $V_{CC(B)}$ are at GND level, both An and Bn outputs are in the high-impedance OFF-state. The bus-hold circuitry on the powered-up side always stays active.

The 74AVCH8T245 has active bus hold circuitry which is provided to hold unused or floating data inputs at a valid logic level. This feature eliminates the need for external pull-up or pull-down resistors.

2. Features and benefits

- Wide supply voltage range:
 - ◆ V_{CC(A)}: 0.8 V to 3.6 V
 - ◆ V_{CC(B)}: 0.8 V to 3.6 V
- Complies with JEDEC standards:
 - ◆ JESD8-12 (0.8 V to 1.3 V)
 - ◆ JESD8-11 (0.9 V to 1.65 V)
 - JESD8-7 (1.2 V to 1.95 V)
 - JESD8-5 (1.8 V to 2.7 V)
 - ◆ JESD8-B (2.7 V to 3.6 V)
- ESD protection:
 - HBM JESD22-A114E Class 3B exceeds 8000 V
 - ◆ MM JESD22-A115-A exceeds 200 V
 - ◆ CDM JESD22-C101C exceeds 1000 V
- Maximum data rates:
 - 380 Mbit/s (≥ 1.8 V to 3.3 V translation)
 - ◆ 260 Mbit/s (≥ 1.1 V to 3.3 V translation)




- ◆ 260 Mbit/s (≥ 1.1 V to 2.5 V translation)
- ◆ 210 Mbit/s (≥ 1.1 V to 1.8 V translation)
- ◆ 150 Mbit/s (≥ 1.1 V to 1.5 V translation)
- 100 Mbit/s (≥ 1.1 V to 1.2 V translation)
- Suspend mode
- Bus hold on data inputs
- Latch-up performance exceeds 100 mA per JESD 78 Class II
- Inputs accept voltages up to 3.6 V
- I_{OFF} circuitry provides partial Power-down mode operation
- Multiple package options
- Specified from -40 °C to +85 °C and -40 °C to +125 °C


3. Ordering information

Table 1. Ordering information

Type number	Package			
	Temperature range	Name	Description	Version
74AVCH8T245PW	–40 °C to +125 °C	TSSOP24	plastic thin shrink small outline package; 24 leads; body width 4.4 mm	SOT355-1
74AVCH8T245BQ	–40 °C to +125 °C	DHVQFN24	plastic dual in-line compatible thermal enhanced very thin quad flat package; no leads; 24 terminals; body $3.5\times5.5\times0.85$ mm	SOT815-1


4. Functional diagram





5. Pinning information

5.1 Pinning



5.2 Pin description

Table 2. Pin description

Symbol	Pin	Description
$V_{CC(A)}$	1	supply voltage A (An, $\overline{\text{OE}}$ and DIR inputs are referenced to $V_{\text{CC(A)}}$)
DIR	2	direction control
A1 to A8	3, 4, 5, 6, 7, 8, 9, 10	data input or output
GND[1]	11	ground (0 V)
GND[1]	12	ground (0 V)
GND[1]	13	ground (0 V)
B1 to B8	21, 20, 19, 18, 17, 16, 15, 14	data input or output
OE	22	output enable input (active LOW)
$V_{CC(B)}$	23	supply voltage B (Bn inputs are referenced to V _{CC(B)})
V _{CC(B)}	24	supply voltage B (Bn inputs are referenced to V _{CC(B)})

^[1] All GND pins must be connected to ground (0 V).

6. Functional description

Table 3. Function table [1]

Supply voltage	Input		Input/output[3]	Input/output ^[3]		
V _{CC(A)} , V _{CC(B)}	OE[2]	DIR[2]	An[2]	Bn		
0.8 V to 3.6 V	L	L	An = Bn	input		
0.8 V to 3.6 V	L	Н	input	Bn = An		
0.8 V to 3.6 V	Н	X	Z	Z		
GND[3]	X	X	Z	Z		

^[1] H = HIGH voltage level; L = LOW voltage level; X = don't care; Z = high-impedance OFF-state.

7. Limiting values

Table 4. Limiting values

In accordance with the Absolute Maximum Rating System (IEC 60134). Voltages are referenced to GND (ground = 0 V).

Symbol	Parameter	Conditions	Min	Max	Unit
$V_{CC(A)}$	supply voltage A		-0.5	+4.6	V
V _{CC(B)}	supply voltage B		-0.5	+4.6	V
I _{IK}	input clamping current	V _I < 0 V	–50	-	mA
V _I	input voltage		<u>[1]</u> –0.5	+4.6	V
I _{OK}	output clamping current	$V_O < 0 V$	-50	-	mA
Vo	output voltage	Active mode	<u>[1][2][3]</u> _0.5	$V_{CCO} + 0.5$	V
		Suspend or 3-state mode	<u>[1]</u> –0.5	+4.6	V
I _O	output current	$V_O = 0 V \text{ to } V_{CC}$	-	±50	mA
I _{CC}	supply current	per $V_{CC(A)}$ or $V_{CC(B)}$ pin	-	100	mA

74AVCH8T245

All information provided in this document is subject to legal disclaimers.

© NXP B.V. 2012. All rights reserved.

^[2] The An, DIR and $\overline{\text{OE}}$ input circuit is referenced to $V_{\text{CC(A)}}$; The Bn input circuit is referenced to $V_{\text{CC(B)}}$.

^[3] If at least one of $V_{CC(A)}$ or $V_{CC(B)}$ is at GND level, the device goes into suspend mode.

 Table 4.
 Limiting values ...continued

In accordance with the Absolute Maximum Rating System (IEC 60134). Voltages are referenced to GND (ground = 0 V).

Symbol	Parameter	Conditions	Min	Max	Unit
I_{GND}	ground current	per GND pin	-100	-	mA
T _{stg}	storage temperature		-65	+150	°C
P _{tot}	total power dissipation	$T_{amb} = -40 ^{\circ}\text{C} \text{ to } +125 ^{\circ}\text{C}$	<u>[4]</u> _	500	mW

- [1] The minimum input voltage ratings and output voltage ratings may be exceeded if the input and output current ratings are observed.
- [2] V_{CCO} is the supply voltage associated with the output port.
- [3] $V_{CCO} + 0.5 \text{ V}$ should not exceed 4.6 V.
- [4] For TSSOP24 package: P_{tot} derates linearly at 5.5 mW/K above 60 °C. For DHVQFN24 package: P_{tot} derates linearly at 4.5 mW/K above 60 °C.

8. Recommended operating conditions

Table 5. Recommended operating conditions

Symbol	Parameter	Conditions	Min	Max	Unit
$V_{CC(A)}$	supply voltage A		8.0	3.6	V
$V_{CC(B)}$	supply voltage B		0.8	3.6	V
V_{I}	input voltage		0	3.6	V
Vo	output voltage	Active mode	<u>[1]</u> 0	V_{CCO}	V
		Suspend or 3-state mode	0	3.6	V
T _{amb}	ambient temperature		-40	+125	°C
$\Delta t/\Delta V$	input transition rise and fall rate	$V_{CCI} = 0.8 \text{ V to } 3.6 \text{ V}$	<u>[2]</u> _	5	ns/V

^[1] V_{CCO} is the supply voltage associated with the output port.

9. Static characteristics

Table 6. Typical static characteristics at $T_{amb} = 25 \text{ °C} \frac{[1][2]}{}$

At recommended operating conditions; voltages are referenced to GND (ground = 0 V).

Symbol	Parameter	Conditions	Min	Тур	Max	Unit
V_{OH}	HIGH-level output voltage	$V_I = V_{IH}$ or V_{IL}				
		$I_{O} = -1.5 \text{ mA}; V_{CC(A)} = V_{CC(B)} = 0.8 \text{ V}$	-	0.69	-	V
V _{OL}	LOW-level output voltage	$V_I = V_{IH}$ or V_{IL}				
		$I_O = 1.5 \text{ mA}; V_{CC(A)} = V_{CC(B)} = 0.8 \text{ V}$	-	0.07	-	V
I _I	input leakage current	DIR, \overline{OE} input; $V_I = 0 \text{ V or } 3.6 \text{ V};$ $V_{CC(A)} = V_{CC(B)} = 0.8 \text{ V to } 3.6 \text{ V}$	-	±0.025	±0.25	μΑ
I _{BHL}	bus hold LOW current	A or B port; $V_I = 0.42 \text{ V}$; $V_{CC(A)} = V_{CC(B)} = 1.2 \text{ V}$	[3]	26	-	μΑ
I _{BHH}	bus hold HIGH current	A or B port; $V_I = 0.78 \text{ V}$; $V_{CC(A)} = V_{CC(B)} = 1.2 \text{ V}$	<u>[4]</u> _	-24	-	μΑ
I _{BHLO}	bus hold LOW overdrive current	A or B port; $V_{CC(A)} = V_{CC(B)} = 1.2 \text{ V}$	<u>[5]</u> _	27	-	μΑ
I _{BHHO}	bus hold HIGH overdrive current	A or B port; $V_{CC(A)} = V_{CC(B)} = 1.2 \text{ V}$	[6] _	-26	-	μΑ

^[2] V_{CCI} is the supply voltage associated with the input port.

Table 6. Typical static characteristics at $T_{amb} = 25 \, ^{\circ}C_{\frac{[1][2]}{2}}$...continued

At recommended operating conditions; voltages are referenced to GND (ground = 0 V).

Symbol	Parameter	Conditions	Min	Тур	Max	Unit
l _{OZ}	OFF-state output current	A or B port; $V_O = 0 \text{ V or } V_{CCO}$; $V_{CC(A)} = V_{CC(B)} = 3.6 \text{ V}$	<u>[7]</u> -	±0.5	±2.5	μΑ
		suspend mode A port; $V_O = 0 \text{ V or } V_{CCO}$; $V_{CC(A)} = 3.6 \text{ V}$; $V_{CC(B)} = 0 \text{ V}$	<u>[7]</u> -	±0.5	±2.5	μА
		suspend mode B port; $V_O = 0 \text{ V or } V_{CCO}$; $V_{CC(A)} = 0 \text{ V}$; $V_{CC(B)} = 3.6 \text{ V}$	<u>[7]</u> -	±0.5	±2.5	2.5 μΑ
I _{OFF}	power-off leakage current	A port; V_1 or $V_0 = 0$ V to 3.6 V; $V_{CC(A)} = 0$ V; $V_{CC(B)} = 0.8$ V to 3.6 V	-	±0.1	±1	μА
		B port; V_1 or $V_0 = 0$ V to 3.6 V; $V_{CC(B)} = 0$ V; $V_{CC(A)} = 0.8$ V to 3.6 V	-	±0.1	±1	μА
Cı	input capacitance	DIR, \overline{OE} input; $V_I = 0 \text{ V or } 3.3 \text{ V}$; $V_{CC(A)} = V_{CC(B)} = 3.3 \text{ V}$	-	1.5	-	pF
C _{I/O}	input/output capacitance	A and B port; $V_O = 3.3 \text{ V or } 0 \text{ V}$; $V_{CC(A)} = V_{CC(B)} = 3.3 \text{ V}$	-	4.3	-	pF

^[1] V_{CCO} is the supply voltage associated with the output port.

Table 7. Static characteristics [1][2]

At recommended operating conditions; voltages are referenced to GND (ground = 0 V).

Symbol	Parameter	Conditions	–40 °C to	+85 °C	–40 °C to	+125 °C	Unit
			Min	Max	Min	Max	
	HIGH-level	data input					
	input voltage	V _{CCI} = 0.8 V	0.70V _{CCI}	-	$0.70V_{CCI}$	-	V
		V _{CCI} = 1.1 V to 1.95 V	0.65V _{CCI}	-	0.65V _{CCI}	-	V
		V_{CCI} = 2.3 V to 2.7 V	1.6	-	1.6	-	V
		$V_{CCI} = 3.0 \text{ V to } 3.6 \text{ V}$	2	-	2	-	V
		DIR, OE input					
		$V_{CC(A)} = 0.8 \text{ V}$	0.70V _{CC(A)}	-	0.70V _{CC(A)}	-	V
		$V_{CC(A)} = 1.1 \text{ V to } 1.95 \text{ V}$	0.65V _{CC(A)}	-	0.65V _{CC(A)}	-	V
		$V_{CC(A)} = 2.3 \text{ V to } 2.7 \text{ V}$	1.6	-	1.6	-	V
		$V_{CC(A)} = 3.0 \text{ V to } 3.6 \text{ V}$	2	-	2	-	V

^[2] V_{CCI} is the supply voltage associated with the data input port.

^[3] The bus hold circuit can sink at least the minimum low sustaining current at V_{IL} max. I_{BHL} should be measured after lowering V_I to GND and then raising it to V_{IL} max.

^[4] The bus hold circuit can source at least the minimum high sustaining current at V_{IH} min. I_{BHH} should be measured after raising V_I to V_{CC} and then lowering it to V_{IH} min.

^[5] An external driver must source at least I_{BHLO} to switch this node from LOW to HIGH.

^[6] An external driver must sink at least I_{BHHO} to switch this node from HIGH to LOW.

^[7] For I/O ports, the parameter I_{OZ} includes the input leakage current.

Table 7. Static characteristics ...continued[1][2]
At recommended operating conditions; voltages are referenced to GND (ground = 0 V).

Symbol	Parameter	Conditions	-40 °C to	o +85 °C	-40 °C to	+125 °C	Unit
			Min	Max	Min	Max	
V _{IL}	LOW-level	data input					
	input voltage	V _{CCI} = 0.8 V	-	0.30V _{CCI}	-	0.30V _{CCI}	V
		V _{CCI} = 1.1 V to 1.95 V	-	0.35V _{CCI}	-	0.35V _{CCI}	V
		V _{CCI} = 2.3 V to 2.7 V	-	0.7	-	0.7	V
		$V_{CCI} = 3.0 \text{ V to } 3.6 \text{ V}$	-	0.8	-	0.8	V
		DIR, OE input					
		V _{CC(A)} = 0.8 V	-	0.30V _{CC(A)}	-	0.30V _{CC(A)}	V
		V _{CC(A)} = 1.1 V to 1.95 V	-	0.35V _{CC(A)}	-	0.35V _{CC(A)}	V
		$V_{CC(A)} = 2.3 \text{ V to } 2.7 \text{ V}$	-	0.7	-	0.7	V
		$V_{CC(A)} = 3.0 \text{ V to } 3.6 \text{ V}$	-	0.8	-	0.8	V
V _{OH}	HIGH-level	$V_I = V_{IH}$ or V_{IL}					
	output voltage	$I_O = -100 \mu A;$ $V_{CC(A)} = V_{CC(B)} = 0.8 \text{ V to } 3.6 \text{ V}$	V _{CCO} - 0.1	-	V _{CCO} - 0.1	-	V
		$I_{O} = -3 \text{ mA}; V_{CC(A)} = V_{CC(B)} = 1.1 \text{ V}$	0.85	-	0.85	-	V
		$I_{O} = -6 \text{ mA}; V_{CC(A)} = V_{CC(B)} = 1.4 \text{ V}$	1.05	-	1.05	-	V
		$I_{O} = -8 \text{ mA};$ $V_{CC(A)} = V_{CC(B)} = 1.65 \text{ V}$	1.2	-	1.2	-	V
		$I_{O} = -9 \text{ mA}; V_{CC(A)} = V_{CC(B)} = 2.3 \text{ V}$	1.75	-	1.75	-	V
		$I_O = -12 \text{ mA};$ $V_{CC(A)} = V_{CC(B)} = 3.0 \text{ V}$	2.3	-	2.3	-	V V
V _{OL}	LOW-level	$V_I = V_{IH}$ or V_{IL}					
	output voltage	$I_O = 100 \mu A;$ $V_{CC(A)} = V_{CC(B)} = 0.8 \text{ V to } 3.6 \text{ V}$	-	0.1	-	0.1	V
		$I_O = 3 \text{ mA}; V_{CC(A)} = V_{CC(B)} = 1.1 \text{ V}$	-	0.25	-	0.25	V
		$I_{O} = 6 \text{ mA}; V_{CC(A)} = V_{CC(B)} = 1.4 \text{ V}$	-	0.35	-	0.35	V
		$I_O = 8 \text{ mA}; V_{CC(A)} = V_{CC(B)} = 1.65 \text{ V}$	-	0.45	-	0.45	V
		$I_{O} = 9 \text{ mA}; V_{CC(A)} = V_{CC(B)} = 2.3 \text{ V}$	-	0.55	-	0.55	V
		$I_{O} = 12 \text{ mA}; V_{CC(A)} = V_{CC(B)} = 3.0 \text{ V}$	-	0.7	-	0.7	V
l _l	input leakage current	DIR, \overline{OE} input; $V_I = 0 \text{ V or } 3.6 \text{ V};$ $V_{CC(A)} = V_{CC(B)} = 0.8 \text{ V to } 3.6 \text{ V}$	-	±1	-	±5	μΑ
ВНЬ	bus hold	A or B port	3]				
	LOW current	$V_{I} = 0.49 \text{ V}; V_{CC(A)} = V_{CC(B)} = 1.4 \text{ V}$	15	-	15	-	μΑ
		$V_I = 0.58 \text{ V};$ $V_{CC(A)} = V_{CC(B)} = 1.65 \text{ V}$	25	-	25	-	μΑ
		$V_{I} = 0.70 \text{ V}; V_{CC(A)} = V_{CC(B)} = 2.3 \text{ V}$	45	-	45	-	μΑ
		$V_I = 0.80 \text{ V}; V_{CC(A)} = V_{CC(B)} = 3.0 \text{ V}$	100	-	90	-	μΑ

Table 7. Static characteristics ...continued[1][2]
At recommended operating conditions; voltages are referenced to GND (ground = 0 V).

Symbol	Parameter	Conditions		–40 °C t	o +85 °C	–40 °C to	+125 °C	Unit
				Min	Max	Min	Max	
I _{BHH}	bus hold	A or B port	[4]					
	HIGH current	$V_I = 0.91 \text{ V}; V_{CC(A)} = V_{CC(B)} = 1.4 \text{ V}$		-15	-	-15	-	μΑ
		$V_I = 1.07 \text{ V};$ $V_{CC(A)} = V_{CC(B)} = 1.65 \text{ V}$		-25	-	-25	-	μΑ
		$V_I = 1.60 \text{ V}; V_{CC(A)} = V_{CC(B)} = 2.3 \text{ V}$		-45	-	-45	-	μΑ
		$V_{I} = 2.00 \text{ V}; V_{CC(A)} = V_{CC(B)} = 3.0 \text{ V}$		-100	-	-100	-	μΑ
I _{BHLO}	bus hold	A or B port	[5]					
	LOW overdrive	$V_{CC(A)} = V_{CC(B)} = 1.6 \text{ V}$		125	-	125	-	μΑ
	current	$V_{CC(A)} = V_{CC(B)} = 1.95 \text{ V}$		200	-	200	-	μΑ
		$V_{CC(A)} = V_{CC(B)} = 2.7 \text{ V}$		300	-	300	-	μΑ
		$V_{CC(A)} = V_{CC(B)} = 3.6 \text{ V}$		500	-	500	-	μΑ
I _{BHHO}	bus hold HIGH overdrive	A or B port	[6]					
		$V_{CC(A)} = V_{CC(B)} = 1.6 \text{ V}$		-125	-	-125	-	μΑ
	current	$V_{CC(A)} = V_{CC(B)} = 1.95 \text{ V}$		-200	-	-200	-	μΑ
		$V_{CC(A)} = V_{CC(B)} = 2.7 \text{ V}$		-300	-	-300	-	μΑ
		$V_{CC(A)} = V_{CC(B)} = 3.6 \text{ V}$		-500	-	-500	-	μΑ
I_{OZ}	OFF-state output	A or B port; $V_O = 0 \text{ V or } V_{CCO}$; $V_{CC(A)} = V_{CC(B)} = 3.6 \text{ V}$	<u>[7]</u>	-	±5	-	±30	μΑ
	current	suspend mode A port; $V_O = 0 \text{ V or } V_{CC(A)}$; $V_{CC(B)} = 3.6 \text{ V}$; $V_{CC(B)} = 0 \text{ V}$	[7]	-	±5	-	±30	μА
		suspend mode B port; $V_O = 0 \text{ V or } V_{CCO}; V_{CC(A)} = 0 \text{ V};$ $V_{CC(B)} = 3.6 \text{ V}$	[7]	-	±5	-	±30	μА
I _{OFF}	power-off leakage	A port; V_1 or $V_0 = 0$ V to 3.6 V; $V_{CC(A)} = 0$ V; $V_{CC(B)} = 0.8$ V to 3.6 V		-	±5	-	±30	μΑ
(current	B port; V_1 or $V_0 = 0$ V to 3.6 V; $V_{CC(B)} = 0$ V; $V_{CC(A)} = 0.8$ V to 3.6 V		-	±5	-	±30	μΑ

Table 7. Static characteristics ...continued[1][2]

At recommended operating conditions; voltages are referenced to GND (ground = 0 V).

Symbol	Parameter	Conditions	–40 °C t	o +85 °C	–40 °C to	+125 °C	Unit
			Min	Max	Min	Max	
I _{CC}	supply	A port; $V_I = 0 \text{ V or } V_{CCI}$; $I_O = 0 \text{ A}$	'		1		
	current	$V_{CC(A)} = 0.8 \text{ V to } 3.6 \text{ V};$ $V_{CC(B)} = 0.8 \text{ V to } 3.6 \text{ V}$	-	10	-	55	μА
	$\begin{split} &V_{CC(A)} = 1.1 \ V \ to \ 3.6 \ V; \\ &V_{CC(B)} = 1.1 \ V \ to \ 3.6 \ V \\ &V_{CC(A)} = 3.6 \ V; \ V_{CC(B)} = 0 \ V \\ &V_{CC(A)} = 0 \ V; \ V_{CC(B)} = 3.6 \ V \\ &B \ port; \ V_I = 0 \ V \ or \ V_{CC_I}; \ I_O = 0 \ A \\ &V_{CC(A)} = 0.8 \ V \ to \ 3.6 \ V; \\ &V_{CC(B)} = 0.8 \ V \ to \ 3.6 \ V; \\ &V_{CC(B)} = 1.1 \ V \ to \ 3.6 \ V; \\ &V_{CC(B)} = 1.1 \ V \ to \ 3.6 \ V \end{split}$	-	8	-	50	μА	
		$V_{CC(A)} = 3.6 \text{ V}; V_{CC(B)} = 0 \text{ V}$	-	8	-	50	μΑ
		$V_{CC(A)} = 0 \text{ V}; V_{CC(B)} = 3.6 \text{ V}$	-2	-	-12	-	μΑ
		B port; $V_I = 0 \text{ V or } V_{CCI}$; $I_O = 0 \text{ A}$					
			-	10	-	55	μА
			-	8	-	50	μΑ
		$V_{CC(A)} = 3.6 \text{ V}; V_{CC(B)} = 0 \text{ V}$	-2	-	-12	-	μΑ
		$V_{CC(A)} = 0 \text{ V}; V_{CC(B)} = 3.6 \text{ V}$	-	8	-	50	μΑ
		A plus B port ($I_{CC(A)} + I_{CC(B)}$); $I_O = 0$ A; $V_I = 0$ V or V_{CCI} ; $V_{CC(A)} = 0.8$ V to 3.6 V; $V_{CC(B)} = 0.8$ V to 3.6 V	-	20	-	70	μА
		A plus B port ($I_{CC(A)} + I_{CC(B)}$); $I_O = 0$ A; $V_I = 0$ V or V_{CCI} ; $V_{CC(A)} = 1.1$ V to 3.6 V; $V_{CC(B)} = 1.1$ V to 3.6 V	-	16	-	65	μА

- [1] V_{CCO} is the supply voltage associated with the output port.
- [2] V_{CCI} is the supply voltage associated with the data input port.
- [3] The bus hold circuit can sink at least the minimum low sustaining current at V_{IL} max. I_{BHL} should be measured after lowering V_I to GND and then raising it to V_{IL} max.
- [4] The bus hold circuit can source at least the minimum high sustaining current at V_{IH} min. I_{BHH} should be measured after raising V_I to V_{CC} and then lowering it to V_{IH} min.
- [5] An external driver must source at least I_{BHLO} to switch this node from LOW to HIGH.
- [6] An external driver must sink at least I_{BHHO} to switch this node from HIGH to LOW.
- [7] For I/O ports, the parameter I_{OZ} includes the input leakage current.

Table 8. Typical total supply current $(I_{CC(A)} + I_{CC(B)})$

V _{CC(A)}	V _{CC(B)}							Unit
	0 V	0.8 V	1.2 V	1.5 V	1.8 V	2.5 V	3.3 V	
0 V	0	0.1	0.1	0.1	0.1	0.1	0.1	μΑ
0.8 V	0.1	0.1	0.1	0.1	0.1	0.3	1.6	μΑ
1.2 V	0.1	0.1	0.1	0.1	0.1	0.1	8.0	μΑ
1.5 V	0.1	0.1	0.1	0.1	0.1	0.1	0.4	μΑ
1.8 V	0.1	0.1	0.1	0.1	0.1	0.1	0.2	μΑ
2.5 V	0.1	0.3	0.1	0.1	0.1	0.1	0.1	μΑ
3.3 V	0.1	1.6	0.8	0.4	0.2	0.1	0.1	μΑ

74AVCH8T245

All information provided in this document is subject to legal disclaimers.

© NXP B.V. 2012. All rights reserved.

10. Dynamic characteristics

Table 9. Typical dynamic characteristics at $V_{CC(A)} = 0.8 \text{ V}$ and $T_{amb} = 25 \text{ }^{\circ}\text{C}$ [1]

Voltages are referenced to GND (ground = 0 V); for test circuit see Figure 7; for wave forms see Figure 5 and Figure 6

Symbol	Parameter	Conditions	V _{CC(B)}						Unit
			0.8 V	1.2 V	1.5 V	1.8 V	2.5 V	3.3 V	
t_{pd}	propagation delay	An to Bn	14.4	7.0	6.2	6.0	5.9	6.0	ns
		Bn to An	14.4	12.4	12.1	11.9	11.8	11.8	ns
t _{dis}	disable time	OE to An	16.2	16.2	16.2	16.2	16.2	16.2	ns
		OE to Bn	17.6	10.0	9.0	9.1	8.7	9.3	ns
t _{en}	enable time	OE to An	21.9	21.9	21.9	21.9	21.9	21.9	ns
		OE to Bn	22.2	11.1	9.8	9.4	9.4	9.6	ns

^[1] t_{pd} is the same as t_{PLH} and t_{PHL} ; t_{dis} is the same as t_{PLZ} and t_{PHZ} ; t_{en} is the same as t_{PZL} and t_{PZH} .

Table 10. Typical dynamic characteristics at $V_{CC(B)} = 0.8 \text{ V}$ and $T_{amb} = 25 \,^{\circ}\text{C}$ [1]

Voltages are referenced to GND (ground = 0 V); for test circuit see Figure 7; for wave forms see Figure 5 and Figure 6

•									-
Symbol	Parameter	Conditions			Vc	C(A)			Unit
			0.8 V	1.2 V	1.5 V	1.8 V	2.5 V	3.3 V	
t _{pd}	propagation delay	An to Bn	14.4	12.4	12.1	11.9	11.8	11.8	ns
	Bn to An	14.4	7.0	6.2	6.0	5.9	6.0	ns	
t _{dis}	disable time	OE to An	16.2	5.9	4.4	4.2	3.1	3.5	ns
		OE to Bn	17.6	14.2	13.7	13.6	13.3	13.1	ns
t _{en}	enable time	OE to An	21.9	6.4	4.4	3.5	2.6	2.3	ns
		OE to Bn	22.2	17.7	17.2	17.0	16.8	16.7	ns

^[1] t_{pd} is the same as t_{PLH} and t_{PHL} ; t_{dis} is the same as t_{PLZ} and t_{PHZ} ; t_{en} is the same as t_{PZL} and t_{PZH} .

Table 11. Typical power dissipation capacitance at $V_{CC(A)} = V_{CC(B)}$ and $T_{amb} = 25$ °C [1][2] Voltages are referenced to GND (ground = 0 V).

Symbol	Parameter	Conditions			V _{CC(A)} =	= V _{CC(B)}			Unit
			0.8 V	1.2 V	1.5 V	1.8 V	2.5 V	3.3 V	
C _{PD} power dissipation capacitance	A port: (direction An to Bn); output enabled	0.2	0.2	0.2	0.3	0.4	0.5	pF	
	A port: (direction An to Bn); output disabled	0.2	0.2	0.2	0.3	0.4	0.5	pF	
	A port: (direction Bn to An); output enabled	9	9	10	10	11	13	pF	
		A port: (direction Bn to An); output disabled	0.6	0.6	0.6	0.7	0.7	0.8	pF
		B port: (direction An to Bn); output enabled	9	9	10	10	11	13	pF
		B port: (direction An to Bn); output disabled	0.6	0.6	0.6	0.7	0.7	0.8	pF
		B port: (direction Bn to An); output enabled	0.2	0.2	0.2	0.3	0.4	0.5	pF
		B port: (direction Bn to An); output disabled	0.2	0.2	0.2	0.3	0.4	0.5	pF

^[1] C_{PD} is used to determine the dynamic power dissipation (P_D in μW).

 $P_D = C_{PD} \times V_{CC}^2 \times f_i \times N + \Sigma (C_L \times V_{CC}^2 \times f_o) \text{ where:}$

f_i = input frequency in MHz;

 $f_o = output frequency in MHz;$

C_L = load capacitance in pF;

V_{CC} = supply voltage in V;

N = number of inputs switching;

 $\Sigma(C_L \times V_{CC}^2 \times f_o)$ = sum of the outputs.

[2] f_i = 10 MHz; V_I = GND to V_{CC} ; t_r = t_f = 1 ns; C_L = 0 pF; R_L = ∞ Ω .

Table 12. Dynamic characteristics for temperature range –40 °C to +85 °C [1]

Voltages are referenced to GND (ground = 0 V); for test circuit see Figure 7; for wave forms see Figure 5 and Figure 6.

Symbol	Parameter	Conditions					Vc	C(B)					Unit
			1.2 V	± 0.1 V	1.5 V	± 0.1 V	1.8 V ±	0.15 V	2.5 V	± 0.2 V	3.3 V	± 0.3 V	
			Min	Max	Min	Max	Min	Max	Min	Max	Min	Max	
V _{CC(A)} =	1.1 V to 1.3 V				•	'	'	'			•	'	
t _{pd}	propagation	An to Bn	0.5	9.0	0.5	6.7	0.5	5.8	0.5	4.9	0.5	4.8	ns
	delay	Bn to An	0.5	9.0	0.5	8.5	0.5	8.3	0.5	8.0	0.5	7.8	ns
t _{dis}	disable time	OE to An	0.5	11.8	0.5	11.8	0.5	11.8	0.5	11.8	0.5	11.8	ns
		OE to Bn	0.5	12.3	0.5	9.5	0.5	9.4	0.5	8.0	0.5	8.9	ns
t _{en}	enable time	OE to An	1.1	14.4	1.1	14.4	1.1	14.4	1.1	14.4	1.1	14.4	ns
		OE to Bn	1.1	14.2	1.1	10.4	1.1	9.0	1.0	7.7	1.0	7.3	ns
V _{CC(A)} =	1.4 V to 1.6 V												
t _{pd}	propagation	An to Bn	0.5	8.5	0.5	5.6	0.5	4.7	0.5	4.4	0.5	4.1	ns
	delay	Bn to An	0.5	6.7	0.5	5.6	0.5	5.3	0.5	5.2	0.5	5.0	ns
t _{dis}	disable time	OE to An	0.5	8.6	0.5	8.6	0.5	8.6	0.5	8.6	0.5	8.6	ns
		OE to Bn	0.5	11.2	0.5	8.4	0.5	7.6	0.5	7.2	0.5	7.8	ns
t _{en} enable time		OE to An	1.1	8.7	1.1	8.7	1.1	8.7	1.1	8.7	1.1	8.7	ns
		OE to Bn	1.1	12.8	1.1	8.1	1.1	7.1	1.0	5.6	1.0	5.2	ns
V _{CC(A)} =	1.65 V to 1.95	V											
t _{pd}	propagation delay	An to Bn	0.5	8.3	0.5	5.3	0.5	4.5	0.5	3.8	0.5	3.5	ns
		Bn to An	0.5	5.8	0.5	4.7	0.5	4.5	0.5	4.3	0.5	4.1	ns
t _{dis}	disable time	OE to An	0.5	7.1	0.5	7.1	0.5	7.1	0.5	7.1	0.5	7.1	ns
		OE to Bn	0.5	10.9	0.5	7.8	0.5	6.9	0.5	6.0	0.5	5.8	ns
t _{en}	enable time	OE to An	1.0	6.8	1.0	6.8	1.0	6.8	1.0	6.8	1.0	6.8	ns
		OE to Bn	1.1	12.4	1.1	8.2	1.0	6.7	0.5	5.1	0.5	4.5	ns
$V_{CC(A)} =$	2.3 V to 2.7 V												
t _{pd}	propagation	An to Bn	0.5	8.0	0.5	5.2	0.5	4.3	0.5	3.3	0.5	2.9	ns
	delay	Bn to An	0.5	4.9	0.5	4.4	0.5	3.8	0.5	3.3	0.5	3.1	ns
t_{dis}	disable time	OE to An	0.5	5.1	0.5	5.1	0.5	5.1	0.5	5.1	0.5	5.1	ns
		OE to Bn	0.5	10.4	0.5	7.1	0.5	6.3	0.5	5.1	0.5	5.2	ns
t _{en}	enable time	OE to An	0.5	4.8	0.5	4.8	0.5	4.8	0.5	4.8	0.5	4.8	ns
		OE to Bn	1.1	11.9	1.1	7.9	0.5	6.4	0.5	4.6	0.5	4.0	ns
$V_{CC(A)} =$	3.0 V to 3.6 V												
t _{pd}	propagation	An to Bn	0.5	7.8	0.5	5.0	0.5	4.1	0.5	3.1	0.5	2.7	ns
	delay	Bn to An	0.5	4.8	0.5	4.1	0.5	3.5	0.5	2.9	0.5	2.7	ns
t _{dis}	disable time	OE to An	0.5	4.9	0.5	4.9	0.5	4.9	0.5	4.9	0.5	4.9	ns
		OE to Bn	0.5	10.1	0.5	6.9	0.5	6.0	0.5	4.8	0.5	5.0	ns
t _{en}	enable time	OE to An	0.5	4.0	0.5	4.0	0.5	4.0	0.5	4.0	0.5	4.0	ns
		OE to Bn	1.1	11.7	1.1	7.8	0.5	6.2	0.5	4.5	0.5	3.9	ns

^[1] t_{pd} is the same as t_{PLH} and t_{PHL} ; t_{dis} is the same as t_{PLZ} and t_{PHZ} ; t_{en} is the same as t_{PZL} and t_{PZH} .


Table 13. Dynamic characteristics for temperature range -40 °C to +125 °C [1]

Voltages are referenced to GND (ground = 0 V); for test circuit see Figure 7; for wave forms see Figure 5 and Figure 6

Symbol	Parameter	Conditions					V _C	C(B)					Unit
			1.2 V	± 0.1 V	1.5 V	± 0.1 V	1.8 V ±	Ŀ 0.15 V	2.5 V	± 0.2 V	3.3 V	± 0.3 V	
			Min	Max	Min	Max	Min	Max	Min	Max	Min	Max	
V _{CC(A)} =	1.1 V to 1.3 V		•		•			'			'		
t _{pd}	propagation	An to Bn	0.5	9.9	0.5	7.4	0.5	6.4	0.5	5.4	0.5	5.3	ns
	delay	Bn to An	0.5	9.9	0.5	9.4	0.5	9.2	0.5	8.8	0.5	8.6	ns
t _{dis}	disable time	OE to An	0.5	13.0	0.5	13.0	0.5	13.0	0.5	13.0	0.5	13.0	ns
		OE to Bn	0.5	13.6	0.5	10.5	0.5	10.4	0.5	8.8	0.5	9.8	ns
t _{en}	enable time	OE to An	1.1	15.9	1.1	15.9	1.1	15.9	1.1	15.9	1.1	15.9	ns
		OE to Bn	1.1	15.7	1.1	11.5	1.1	9.9	1.0	8.5	1.0	8.1	ns
V _{CC(A)} =	1.4 V to 1.6 V												
t _{pd}	propagation	An to Bn	0.5	9.4	0.5	6.2	0.5	5.2	0.5	4.9	0.5	4.6	ns
	delay	Bn to An	0.5	7.4	0.5	6.2	0.5	5.9	0.5	5.8	0.5	5.5	ns
t _{dis}	disable time	OE to An	0.5	9.5	0.5	9.5	0.5	9.5	0.5	9.5	0.5	9.5	ns
		OE to Bn	0.5	12.4	0.5	9.3	0.5	8.4	0.5	8.0	0.5	8.6	ns
t _{en}	enable time	OE to An	1.1	9.6	1.1	9.6	1.1	9.6	1.1	9.6	1.1	9.6	ns
		OE to Bn	1.1	14.1	1.1	9.0	1.1	7.9	1.0	6.2	1.0	5.8	ns
V _{CC(A)} =	1.65 V to 1.95	V											
t _{pd}	propagation delay	An to Bn	0.5	9.2	0.5	5.9	0.5	5.0	0.5	4.2	0.5	3.9	ns
		Bn to An	0.5	6.4	0.5	5.2	0.5	5.0	0.5	4.8	0.5	4.6	ns
t _{dis}	disable time	OE to An	0.5	7.9	0.5	7.9	0.5	7.9	0.5	7.9	0.5	7.9	ns
		OE to Bn	0.5	12.0	0.5	8.6	0.5	7.6	0.5	6.6	0.5	6.4	ns
t _{en}	enable time	OE to An	1.0	7.5	1.0	7.5	1.0	7.5	1.0	7.5	1.0	7.5	ns
		OE to Bn	1.1	13.7	1.1	9.1	1.0	7.4	0.5	5.7	0.5	5.0	ns
$V_{CC(A)} =$	2.3 V to 2.7 V												
t_{pd}	propagation	An to Bn	0.5	8.8	0.5	5.8	0.5	4.8	0.5	3.7	0.5	3.2	ns
	delay	Bn to An	0.5	5.4	0.5	4.9	0.5	4.2	0.5	3.7	0.5	3.5	ns
t _{dis}	disable time	OE to An	0.5	5.7	0.5	5.7	0.5	5.7	0.5	5.7	0.5	5.7	ns
		OE to Bn	0.5	11.5	0.5	7.9	0.5	7.0	0.5	5.7	0.5	5.8	ns
t _{en}	enable time	OE to An	0.5	5.3	0.5	5.3	0.5	5.3	0.5	5.3	0.5	5.3	ns
		OE to Bn	1.1	13.1	1.1	8.7	0.5	7.1	0.5	5.1	0.5	4.4	ns
$V_{CC(A)} =$	3.0 V to 3.6 V												
t _{pd}	propagation	An to Bn	0.5	8.6	0.5	5.5	0.5	4.6	0.5	3.5	0.5	3.0	ns
	delay	Bn to An	0.5	5.3	0.5	4.6	0.5	3.9	0.5	3.2	0.5	3.0	ns
t _{dis}	disable time	OE to An	0.5	5.4	0.5	5.4	0.5	5.4	0.5	5.4	0.5	5.4	ns
		OE to Bn	0.5	11.2	0.5	7.6	0.5	6.6	0.5	5.3	0.5	5.5	ns
t _{en}	enable time	OE to An	0.5	4.4	0.5	4.4	0.5	4.4	0.5	4.4	0.5	4.4	ns
		OE to Bn	1.1	12.9	1.1	8.6	0.5	6.9	0.5	5.0	0.5	4.3	ns

^[1] t_{pd} is the same as t_{PLH} and t_{PHL} ; t_{dis} is the same as t_{PLZ} and t_{PHZ} ; t_{en} is the same as t_{PZL} and t_{PZH} .


11. Waveforms



Measurement points are given in Table 14.

 V_{OL} and V_{OH} are typical output voltage levels that occur with the output load.

Fig 5. The data input (An, Bn) to output (Bn, An) propagation delay times



Measurement points are given in Table 14.

 V_{OL} and V_{OH} are typical output voltage levels that occur with the output load.


Fig 6. Enable and disable times


Table 14. Measurement points

Supply voltage	Input ^[1]	Output ^[2]							
V _{CC(A)} , V _{CC(B)}	V _M	V _M	V_X	V _Y					
0.8 V to 1.6 V	0.5V _{CCI}	0.5V _{CCO}	V _{OL} + 0.1 V	$V_{OH} - 0.1 V$					
1.65 V to 2.7 V	0.5V _{CCI}	0.5V _{CCO}	V _{OL} + 0.15 V	V _{OH} – 0.15 V					
3.0 V to 3.6 V	0.5V _{CCI}	0.5V _{CCO}	V _{OL} + 0.3 V	V _{OH} – 0.3 V					

^[1] V_{CCI} is the supply voltage associated with the data input port.

^[2] V_{CCO} is the supply voltage associated with the output port.





Test data is given in Table 15.

R_L = Load resistance.

C_L = Load capacitance including jig and probe capacitance.

 R_T = Termination resistance.

 V_{EXT} = External voltage for measuring switching times.

Fig 7. Load circuit for switching times

Table 15. Test data


Supply voltage	Input		Load		V _{EXT}			
$V_{CC(A)}, V_{CC(B)}$	V _I [1]	Δt/ΔV[2]	CL	R _L	t _{PLH} , t _{PHL}	t _{PZH} , t _{PHZ}	t _{PZL} , t _{PLZ} [3]	
0.8 V to 1.6 V	V_{CCI}	\leq 1.0 ns/V	15 pF	2 kΩ	open	GND	2V _{CCO}	
1.65 V to 2.7 V	V_{CCI}	≤ 1.0 ns/V	15 pF	2 kΩ	open	GND	2V _{CCO}	
3.0 V to 3.6 V	V_{CCI}	\leq 1.0 ns/V	15 pF	2 kΩ	open	GND	2V _{CCO}	

^[1] V_{CCI} is the supply voltage associated with the data input port.


^[2] $dV/dt \ge 1.0 V/ns$

^[3] V_{CCO} is the supply voltage associated with the output port.


12. Typical propagation delay characteristics




- a. Propagation delay (An to Bn); $V_{CC(A)} = 0.8 \text{ V}$
- (1) $V_{CC(B)} = 0.8 \text{ V}.$
- (2) $V_{CC(B)} = 1.2 \text{ V}.$
- (3) $V_{CC(B)} = 1.5 \text{ V}.$
- (4) $V_{CC(B)} = 1.8 \text{ V}.$
- (5) $V_{CC(B)} = 2.5 \text{ V}.$
- (6) $V_{CC(B)} = 3.3 \text{ V}.$



- b. Propagation delay (An to Bn); $V_{CC(B)} = 0.8 \text{ V}$
- (1) $V_{CC(A)} = 0.8 \text{ V}.$
- (2) $V_{CC(A)} = 1.2 \text{ V}.$
- (3) $V_{CC(A)} = 1.5 \text{ V}.$
- (4) $V_{CC(A)} = 1.8 \text{ V}.$ (5) $V_{CC(A)} = 2.5 \text{ V}.$
- (6) $V_{CC(A)} = 3.3 \text{ V}.$
- Fig 8. Typical propagation delay vs load capacitance; T_{amb} = 25 °C




a. LOW to HIGH propagation delay (An to Bn); $V_{CC(A)} = 1.2 \text{ V}$




- c. LOW to HIGH propagation delay (An to Bn); $V_{CC(A)} = 1.5 \text{ V}$
- (1) $V_{CC(B)} = 1.2 \text{ V}.$
- (2) $V_{CC(B)} = 1.5 \text{ V}.$
- (3) $V_{CC(B)} = 1.8 \text{ V}.$
- (4) $V_{CC(B)} = 2.5 \text{ V}.$







b. HIGH to LOW propagation delay (An to Bn); $V_{CC(A)} = 1.2 \text{ V}$




d. HIGH to LOW propagation delay (An to Bn); $V_{CC(A)} = 1.5 \text{ V}$




a. LOW to HIGH propagation delay (An to Bn); $V_{CC(A)} = 1.8 \text{ V}$




- c. LOW to HIGH propagation delay (An to Bn); $V_{CC(A)} = 2.5 \text{ V}$
- (1) $V_{CC(B)} = 1.2 \text{ V}.$
- (2) $V_{CC(B)} = 1.5 \text{ V}.$
- (3) $V_{CC(B)} = 1.8 \text{ V}.$
- (4) $V_{CC(B)} = 2.5 \text{ V}.$
- (5) $V_{CC(B)} = 3.3 \text{ V}.$




b. HIGH to LOW propagation delay (An to Bn); $V_{CC(A)} = 1.8 \text{ V}$



- d. HIGH to LOW propagation delay (An to Bn); $V_{CC(A)} = 2.5 \text{ V}$
- Fig 10. Typical propagation delay vs load capacitance; T_{amb} = 25 °C





 $V_{CC(A)} = 3.3 \text{ V}$


- a. LOW to HIGH propagation delay (An to Bn); $V_{CC(A)} = 3.3 \text{ V}$
- (1) $V_{CC(B)} = 1.2 \text{ V}.$
- (2) $V_{CC(B)} = 1.5 \text{ V}.$
- (3) $V_{CC(B)} = 1.8 \text{ V}.$
- (4) $V_{CC(B)} = 2.5 \text{ V}.$
- (5) $V_{CC(B)} = 3.3 \text{ V}.$

Fig 11. Typical propagation delay vs load capacitance; T_{amb} = 25 °C

13. Package outline

TSSOP24: plastic thin shrink small outline package; 24 leads; body width 4.4 mm

SOT355-1



- 3							-,												
	UNIT	A max.	A ₁	A ₂	A ₃	bp	С	D ⁽¹⁾	E ⁽²⁾	е	HE	L	Lp	Q	v	w	у	Z ⁽¹⁾	θ
	mm	1.1	0.15 0.05	0.95 0.80	0.25	0.30 0.19	0.2 0.1	7.9 7.7	4.5 4.3	0.65	6.6 6.2	1	0.75 0.50	0.4 0.3	0.2	0.13	0.1	0.5 0.2	8° 0°

Notes

- 1. Plastic or metal protrusions of 0.15 mm maximum per side are not included.
- 2. Plastic interlead protrusions of 0.25 mm maximum per side are not included.

EUROPEAN ISSUE DATE
PROJECTION ISSUE DATE
99-12-27 03-02-19
_

Fig 12. Package outline SOT355-1 (TSSOP24)

74AVCH8T245

All information provided in this document is subject to legal disclaimers.

© NXP B.V. 2012. All rights reserved.

DHVQFN24: plastic dual in-line compatible thermal enhanced very thin quad flat package; no leads; 24 terminals; body $3.5 \times 5.5 \times 0.85$ mm

SOT815-1




Fig 13. Package outline SOT815-1 (DHVQFN24)

74AVCH8T245

14. Abbreviations

Table 16. Abbreviations

Acronym	Description
CDM	Charged Device Model
CMOS	Complementary Metal Oxide Semiconductor
DUT	Device Under Test
ESD	ElectroStatic Discharge
НВМ	Human Body Model
MM	Machine Model

15. Revision history

Table 17. Revision history

Document ID	Release date	Data sheet status	Change notice	Supersedes
74AVCH8T245 v.5	20121227	Product data sheet	-	74AVCH8T245 v.4
Modifications:	• Table 4: cor	nditions I _{CC} and I _{GND} chang	ed (errata).	
74AVCH8T245 v.4	20111214	Product data sheet	-	74AVCH8T245 v.3
Modifications:	 Legal pages 	s updated.		
74AVCH8T245 v.3	20110927	Product data sheet	-	74AVCH8T245 v.2
74AVCH8T245 v.2	20090428	Product data sheet	-	74AVCH8T245 v.1
74AVCH8T245 v.1	20080709	Product data sheet	-	-

16. Legal information

16.1 Data sheet status

Document status[1][2]	Product status[3]	Definition
Objective [short] data sheet	Development	This document contains data from the objective specification for product development.
Preliminary [short] data sheet	Qualification	This document contains data from the preliminary specification.
Product [short] data sheet	Production	This document contains the product specification.

- [1] Please consult the most recently issued document before initiating or completing a design.
- [2] The term 'short data sheet' is explained in section "Definitions"
- [3] The product status of device(s) described in this document may have changed since this document was published and may differ in case of multiple devices. The latest product status information is available on the Internet at URL http://www.nxp.com.

16.2 Definitions

Draft — The document is a draft version only. The content is still under internal review and subject to formal approval, which may result in modifications or additions. NXP Semiconductors does not give any representations or warranties as to the accuracy or completeness of information included herein and shall have no liability for the consequences of use of such information.

Short data sheet — A short data sheet is an extract from a full data sheet with the same product type number(s) and title. A short data sheet is intended for quick reference only and should not be relied upon to contain detailed and full information. For detailed and full information see the relevant full data sheet, which is available on request via the local NXP Semiconductors sales office. In case of any inconsistency or conflict with the short data sheet, the full data sheet shall prevail.

Product specification — The information and data provided in a Product data sheet shall define the specification of the product as agreed between NXP Semiconductors and its customer, unless NXP Semiconductors and customer have explicitly agreed otherwise in writing. In no event however, shall an agreement be valid in which the NXP Semiconductors product is deemed to offer functions and qualities beyond those described in the Product data sheet.

16.3 Disclaimers

Limited warranty and liability — Information in this document is believed to be accurate and reliable. However, NXP Semiconductors does not give any representations or warranties, expressed or implied, as to the accuracy or completeness of such information and shall have no liability for the consequences of use of such information. NXP Semiconductors takes no responsibility for the content in this document if provided by an information source outside of NXP Semiconductors.

In no event shall NXP Semiconductors be liable for any indirect, incidental, punitive, special or consequential damages (including - without limitation - lost profits, lost savings, business interruption, costs related to the removal or replacement of any products or rework charges) whether or not such damages are based on tort (including negligence), warranty, breach of contract or any other legal theory.

Notwithstanding any damages that customer might incur for any reason whatsoever, NXP Semiconductors' aggregate and cumulative liability towards customer for the products described herein shall be limited in accordance with the *Terms and conditions of commercial sale* of NXP Semiconductors.

Right to make changes — NXP Semiconductors reserves the right to make changes to information published in this document, including without limitation specifications and product descriptions, at any time and without notice. This document supersedes and replaces all information supplied prior to the publication hereof.

Suitability for use — NXP Semiconductors products are not designed, authorized or warranted to be suitable for use in life support, life-critical or safety-critical systems or equipment, nor in applications where failure or malfunction of an NXP Semiconductors product can reasonably be expected to result in personal injury, death or severe property or environmental damage. NXP Semiconductors and its suppliers accept no liability for inclusion and/or use of NXP Semiconductors products in such equipment or applications and therefore such inclusion and/or use is at the customer's own risk

Applications — Applications that are described herein for any of these products are for illustrative purposes only. NXP Semiconductors makes no representation or warranty that such applications will be suitable for the specified use without further testing or modification.

Customers are responsible for the design and operation of their applications and products using NXP Semiconductors products, and NXP Semiconductors accepts no liability for any assistance with applications or customer product design. It is customer's sole responsibility to determine whether the NXP Semiconductors product is suitable and fit for the customer's applications and products planned, as well as for the planned application and use of customer's third party customer(s). Customers should provide appropriate design and operating safeguards to minimize the risks associated with their applications and products.

NXP Semiconductors does not accept any liability related to any default, damage, costs or problem which is based on any weakness or default in the customer's applications or products, or the application or use by customer's third party customer(s). Customer is responsible for doing all necessary testing for the customer's applications and products using NXP Semiconductors products in order to avoid a default of the applications and the products or of the application or use by customer's third party customer(s). NXP does not accept any liability in this respect.

Limiting values — Stress above one or more limiting values (as defined in the Absolute Maximum Ratings System of IEC 60134) will cause permanent damage to the device. Limiting values are stress ratings only and (proper) operation of the device at these or any other conditions above those given in the Recommended operating conditions section (if present) or the Characteristics sections of this document is not warranted. Constant or repeated exposure to limiting values will permanently and irreversibly affect the quality and reliability of the device.

Terms and conditions of commercial sale — NXP Semiconductors products are sold subject to the general terms and conditions of commercial sale, as published at http://www.nxp.com/profile/terms, unless otherwise agreed in a valid written individual agreement. In case an individual agreement is concluded only the terms and conditions of the respective agreement shall apply. NXP Semiconductors hereby expressly objects to applying the customer's general terms and conditions with regard to the purchase of NXP Semiconductors products by customer.

No offer to sell or license — Nothing in this document may be interpreted or construed as an offer to sell products that is open for acceptance or the grant, conveyance or implication of any license under any copyrights, patents or other industrial or intellectual property rights.

74AVCH8T245

All information provided in this document is subject to legal disclaimers.

© NXP B.V. 2012. All rights reserved.

NXP Semiconductors 74AVCH8T245

8-bit dual supply translating transceiver; 3-state

Export control — This document as well as the item(s) described herein may be subject to export control regulations. Export might require a prior authorization from competent authorities.

Non-automotive qualified products — Unless this data sheet expressly states that this specific NXP Semiconductors product is automotive qualified, the product is not suitable for automotive use. It is neither qualified nor tested in accordance with automotive testing or application requirements. NXP Semiconductors accepts no liability for inclusion and/or use of non-automotive qualified products in automotive equipment or applications.

In the event that customer uses the product for design-in and use in automotive applications to automotive specifications and standards, customer (a) shall use the product without NXP Semiconductors' warranty of the product for such automotive applications, use and specifications, and (b) whenever customer uses the product for automotive applications beyond

NXP Semiconductors' specifications such use shall be solely at customer's own risk, and (c) customer fully indemnifies NXP Semiconductors for any liability, damages or failed product claims resulting from customer design and use of the product for automotive applications beyond NXP Semiconductors' standard warranty and NXP Semiconductors' product specifications.

Translations — A non-English (translated) version of a document is for reference only. The English version shall prevail in case of any discrepancy between the translated and English versions.

16.4 Trademarks

Notice: All referenced brands, product names, service names and trademarks are the property of their respective owners.

17. Contact information

For more information, please visit: http://www.nxp.com

For sales office addresses, please send an email to: salesaddresses@nxp.com

18. Contents

1	General description
2	Features and benefits
3	Ordering information
4	Functional diagram 2
5	Pinning information 3
5.1	Pinning
5.2	Pin description 4
6	Functional description 4
7	Limiting values 4
8	Recommended operating conditions 5
9	Static characteristics 5
10	Dynamic characteristics
11	Waveforms
12	Typical propagation delay characteristics 16
13	Package outline 20
14	Abbreviations
15	Revision history
16	Legal information
16.1	Data sheet status 23
16.2	Definitions
16.3	Disclaimers
16.4	Trademarks24
17	Contact information 24
12	Contents 25

Please be aware that important notices concerning this document and the product(s) described herein, have been included in section 'Legal information'.