74CBTLV3257-Q100

Quad 1-of-2 multiplexer/demultiplexer Rev. 1 — 4 July 2013

Product data sheet

General description 1.

The 74CBTLV3257-Q100 provides a quad 1-of-2 high-speed multiplexer/demultiplexer with common select (S) and output enable (OE) inputs. The low ON resistance of the switch allows inputs to be connected to outputs without adding propagation delay or generating additional ground bounce noise. When pin OE = LOW, one of the two switches is selected (low-impedance ON-state) with pin S. When pin OE = HIGH, all switches are in the high-impedance OFF-state, independent of pin S. To ensure the high-impedance OFF-state during power-up or power-down, \overline{OE} should be tied to the V_{CC} through a pull-up resistor. The current-sinking capability of the driver determines the minimum value of the resistor.

Schmitt trigger action at control input, makes the circuit tolerant to slower input rise and fall times across the entire V_{CC} range from 2.3 V to 3.6 V.

This device is fully specified for partial power-down applications using I_{OFF}. The I_{OFF} circuitry disables the output, preventing the damaging backflow current through the device when it is powered down.

This product has been qualified to the Automotive Electronics Council (AEC) standard Q100 (Grade 1) and is suitable for use in automotive applications.

Features and benefits 2.

- Automotive product qualification in accordance with AEC-Q100 (Grade 1)
 - ◆ Specified from -40 °C to +85 °C and from -40 °C to +125 °C
- Supply voltage range from 2.3 V to 3.6 V
- High noise immunity
- Complies with JEDEC standard:
 - JESD8-5 (2.3 V to 2.7 V)
 - JESD8-B/JESD36 (2.7 V to 3.6 V)
- ESD protection:
 - MIL-STD-883, method 3015 exceeds 2000 V
 - HBM JESD22-A114F exceeds 2000 V
 - ♦ MM JESD22-A115-A exceeds 200 V (C = 200 pF, R = 0 Ω)
- \blacksquare 5 Ω switch connection between two ports
- Rail to rail switching on data I/O ports
- CMOS low power consumption
- Latch-up performance exceeds 250 mA per JESD78B Class I level A
- I_{OFF} circuitry provides partial Power-down mode operation
- Multiple package options




3. Ordering information

Table 1. Ordering information

Type number	Package	Package									
	Temperature range	Name	Description	Version							
74CBTLV3257D-Q100	-40 °C to +125 °C	SO16	plastic small outline package; 16 leads; body width 3.9 mm	SOT109-1							
74CBTLV3257DS-Q100	–40 °C to +125 °C	SSOP16[1]	plastic shrink small outline package; 16 leads; body width 3.9 mm; lead pitch 0.635 mm	SOT519-1							
74CBTLV3257PW-Q100	–40 °C to +125 °C	TSSOP16	plastic thin shrink small outline package; 16 leads; body width 4.4 mm	SOT403-1							
74CBTLV3257BQ-Q100	–40 °C to +125 °C	DHVQFN16	plastic dual-in-line compatible thermal enhanced very thin quad flat package; no leads; 16 terminals; body $2.5\times3.5\times0.85$ mm	SOT763-1							


^[1] Also known as QSOP16.

4. Functional diagram



5. Pinning information

5.1 Pinning



5.2 Pin description

Table 2. Pin description

Symbol	Pin	Description
S	1	select input
1B1 to 4B1	2, 5, 11, 14	B1 input/output
1B2 to 4B2	3, 6, 10, 13	B2 input/output
1A to 4A	4, 7, 9, 12	A input/output
GND	8	ground (0 V)
ŌE	15	output enable input (active LOW)
V _{CC}	16	supply voltage

6. Functional description

Table 3. Function table[1]

Inputs OE		Function switch
OE	S	
L	L	nA = nB1
L	Н	nA = nB2
Н	Χ	disconnect nA and nBn

^[1] H = HIGH voltage level; L = LOW voltage level.

7. Limiting values

Table 4. Limiting values

In accordance with the Absolute Maximum Rating System (IEC 60134). Voltages are referenced to GND (ground = 0 V).

Symbol	Parameter	Conditions	Min	Max	Unit
V_{CC}	supply voltage		-0.5	+4.6	V
V_{I}	input voltage	control inputs	<u>[1]</u> –0.5	+4.6	V
V_{SW}	switch voltage	enable and disable mode	<u>[2]</u> –0.5	$V_{CC} + 0.5$	V
I_{IK}	input clamping current	$V_1 < -0.5 \text{ V}$	-50	-	mA
I _{SK}	switch clamping current	$V_1 < -0.5 \text{ V}$	-50	-	mA
I _{SW}	switch current	$V_{SW} = 0 V to V_{CC}$	-	±128	mA
I _{CC}	supply current		-	+100	mA
I_{GND}	ground current		-100	-	mA
T_{stg}	storage temperature		-65	+150	°C
P _{tot}	total power dissipation	$T_{amb} = -40 ^{\circ}\text{C} \text{ to } +125 ^{\circ}\text{C}$	[3] _	500	mW

^[1] The minimum input voltage rating may be exceeded if the input clamping current ratings are observed.

8. Recommended operating conditions

Table 5. Recommended operating conditions

Symbol	Parameter	Conditions	Min	Max	Unit
V_{CC}	supply voltage		2.3	3.6	V
VI	input voltage		0	3.6	V
V _{SW}	switch voltage	enable and disable mode	0	V_{CC}	V
T _{amb}	ambient temperature		-40	+125	°C
Δt/ΔV	input transition rise and fall rate	$V_{CC} = 2.3 \text{ V to } 3.6 \text{ V}$	<u>[1]</u> 0	200	ns/V

^[1] Applies to control signal levels.

^[2] The switch voltage ratings may be exceeded if switch clamping current ratings are observed

^[3] For SSOP16 and TSSOP16 packages: P_{tot} derates linearly with 5.5 mW/K above 60 °C. For DHVQFN16 packages: P_{tot} derates linearly with 4.5 mW/K above 60 °C.

9. Static characteristics


Table 6. Static characteristics

At recommended operating conditions voltages are referenced to GND (ground = 0 V).

Symbol	Parameter	Conditions	T _{amb} =	–40 °C to	+85 °C	T _{amb} = -40 °	C to +125 °C	Unit
			Min	Typ[1]	Max	Min	Max	
V_{IH}	HIGH-level	$V_{CC} = 2.3 \text{ V to } 2.7 \text{ V}$	1.7	-	-	1.7	-	V
	input voltage	$V_{CC} = 3.0 \text{ V to } 3.6 \text{ V}$	2.0	-	-	2.0	-	V
V_{IL}		$V_{CC} = 2.3 \text{ V to } 2.7 \text{ V}$	-	-	0.7	-	0.7	V
	voltage	$V_{CC} = 3.0 \text{ V to } 3.6 \text{ V}$	-	-	0.9	-	0.9	V
II	input leakage current	pin \overline{OE} , S; V _I = GND to V _{CC} ; V _{CC} = 3.6 V	-	-	±1	-	±20	μΑ
I _{S(OFF)}	OFF-state leakage current	$V_{CC} = 3.6 \text{ V}$; see Figure 5	-	-	±1	-	±20	μА
I _{S(ON)}	ON-state leakage current	V _{CC} = 3.6 V; see <u>Figure 6</u>	-	-	±1	-	±20	μΑ
I _{OFF}	power-off leakage current	$V_1 \text{ or } V_0 = 0 \text{ V to } 3.6 \text{ V};$ $V_{CC} = 0 \text{ V}$	-	-	±10	-	±50	μΑ
I _{CC}	supply current	$V_I = GND \text{ or } V_{CC}; I_O = 0 \text{ A};$ $V_{SW} = GND \text{ or } V_{CC};$ $V_{CC} = 3.6 \text{ V}$	-	-	10	-	50	μА
ΔI_{CC}	additional supply current	pin $\overline{\text{OE}}$, S; V _I = V _{CC} - 0.6 V; [2] V _{SW} = GND or V _{CC} ; V _{CC} = 3.6 V	-	-	300	-	2000	μА
Cı	input capacitance	pin \overline{OE} , S; V _{CC} = 3.3 V; V _I = 0 V to 3.3 V	-	0.9	-	-	-	pF
C _{S(OFF)}	OFF-state capacitance	$V_{CC} = 3.3 \text{ V}; V_{I} = 0 \text{ V to } 3.3 \text{ V}$	-	5.2	-	-	-	pF
C _{S(ON)}	ON-state capacitance	$V_{CC} = 3.3 \text{ V}; V_{I} = 0 \text{ V to } 3.3 \text{ V}$	-	14.3	-	-	-	pF

- [1] All typical values are measured at $T_{amb} = 25$ °C.
- [2] One input at 3 V, other inputs at V_{CC} or GND.

9.1 Test circuits



74CBTLV3257_Q100

All information provided in this document is subject to legal disclaimers.

9.2 ON resistance


Table 7. Resistance R_{ON}

At recommended operating conditions; voltages are referenced to GND (ground = 0 V); for test circuit, see Figure 7.


Symbol	Parameter	Conditions	T _{amb} =	–40 °C to	+85 °C	T _{amb} = -40 °	C to +125 °C	Unit
			Min	Typ[1]	Max	Min	Max	
	$V_{CC} = 2.3 \text{ V to } 2.7 \text{ V};$ see <u>Figure 8</u> to <u>Figure 10</u>							
	$I_{SW} = 64 \text{ mA}; V_I = 0 \text{ V}$	-	4.2	8.0	-	15.0	Ω	
	$I_{SW} = 24 \text{ mA}; V_I = 0 \text{ V}$	-	4.2	8.0	-	15.0	Ω	
		$I_{SW} = 15 \text{ mA}; V_I = 1.7 \text{ V}$	-	8.4	40.0	-	60.0	Ω
	$V_{CC} = 3.0 \text{ V to } 3.6 \text{ V};$ see Figure 11 to Figure 13							
	$I_{SW} = 64 \text{ mA}; V_I = 0 \text{ V}$	-	4.0	7.0	-	11.0	Ω	
	$I_{SW} = 24 \text{ mA}; V_I = 0 \text{ V}$	-	4.0	7.0	-	11.0	Ω	
		$I_{SW} = 15 \text{ mA}; V_I = 2.4 \text{ V}$	-	6.2	15.0	-	25.5	Ω

^[1] Typical values are measured at T_{amb} = 25 °C and nominal V_{CC} .

9.3 ON resistance test circuit and graphs




^[2] Measured by the voltage drop between the A and B terminals at the indicated current through the switch. The lower of the voltages of the two (A or B) terminals, determines the ON-state resistance.




- (1) $T_{amb} = 125 \, ^{\circ}C$.
- (2) $T_{amb} = 85 \, ^{\circ}C$.
- (3) $T_{amb} = 25 \, ^{\circ}C$.
- (4) $T_{amb} = -40 \, ^{\circ}C$.

Fig 9. ON resistance as a function of input voltage; $V_{CC} = 2.5 \text{ V}$; $I_{SW} = 24 \text{ mA}$




- (1) $T_{amb} = 125 \, ^{\circ}C$.
- (2) $T_{amb} = 85 \, ^{\circ}C$.
- (3) $T_{amb} = 25 \, ^{\circ}C$.
- (4) $T_{amb} = -40 \, ^{\circ}C$.

Fig 10. ON resistance as a function of input voltage; $V_{CC} = 2.5 \text{ V}$; $I_{SW} = 64 \text{ mA}$




- (1) $T_{amb} = 125 \, ^{\circ}C$.
- (2) $T_{amb} = 85 \, ^{\circ}C$.
- (3) $T_{amb} = 25 \, ^{\circ}C$.
- (4) $T_{amb} = -40 \, ^{\circ}C$.

Fig 11. ON resistance as a function of input voltage; $V_{CC} = 3.3 \text{ V}; I_{SW} = 15 \text{ mA}$



- (1) $T_{amb} = 125 \, ^{\circ}C$.
- (2) $T_{amb} = 85 \, ^{\circ}C$.
- (3) $T_{amb} = 25 \, ^{\circ}C$.
- (4) $T_{amb} = -40 \, ^{\circ}C$.

Fig 12. ON resistance as a function of input voltage; V_{CC} = 3.3 V; I_{SW} = 24 mA



- (1) $T_{amb} = 125 \, ^{\circ}C$.
- (2) $T_{amb} = 85 \, ^{\circ}C$.
- (3) $T_{amb} = 25 \, ^{\circ}C$.
- (4) $T_{amb} = -40 \, ^{\circ}C$.

Fig 13. ON resistance as a function of input voltage; $V_{CC} = 3.3 \text{ V}$; $I_{SW} = 64 \text{ mA}$

10. Dynamic characteristics

Table 8. Dynamic characteristics

GND = 0 V; for test circuit, see Figure 16

Parameter	Conditions		T _{amb} =	–40 °C to	+85 °C	T _{amb} = -40 °	C to +125 °C	Unit
			Min	Typ[1]	Max	Min	Max	
propagation delay	nA to nBn or nBn to nA; see Figure 14	[2][3]						
	$V_{CC} = 2.3 \text{ V to } 2.7 \text{ V}$		-	-	0.15	-	0.25	ns
	$V_{CC} = 3.0 \text{ V to } 3.6 \text{ V}$		-	-	0.15	-	0.25	ns
	S to nA; see Figure 14	[3]						
	$V_{CC} = 2.3 \text{ V to } 2.7 \text{ V}$		1.0	3.8	6.1	1.0	6.7	ns
	$V_{CC} = 3.0 \text{ V to } 3.6 \text{ V}$		1.0	3.2	5.3	1.0	5.8	ns
enable time	OE to nA or nBn; see Figure 15	[4]						
	$V_{CC} = 2.3 \text{ V to } 2.7 \text{ V}$		1.0	2.2	5.6	1.0	6.2	ns
	$V_{CC} = 3.0 \text{ V to } 3.6 \text{ V}$		1.0	2.0	5.0	1.0	5.5	ns
	S to nBn; see Figure 15							
	$V_{CC} = 2.3 \text{ V to } 2.7 \text{ V}$		1.0	3.5	6.1	1.0	6.7	ns
	$V_{CC} = 3.0 \text{ V to } 3.6 \text{ V}$		1.0	3.0	5.3	1.0	5.8	ns
disable time	OE to nA or nBn; see Figure 15	<u>[5]</u>						
	$V_{CC} = 2.3 \text{ V to } 2.7 \text{ V}$		1.0	2.6	5.5	1.0	6.1	ns
	$V_{CC} = 3.0 \text{ V to } 3.6 \text{ V}$		1.0	3.1	5.5	1.0	6.1	ns
	S to nBn; see Figure 15							
	$V_{CC} = 2.3 \text{ V to } 2.7 \text{ V}$		1.0	2.6	4.8	1.0	5.3	ns
	$V_{CC} = 3.0 \text{ V to } 3.6 \text{ V}$		1.0	3.2	4.5	1.0	5.0	ns
	propagation delay enable time	propagation delay $ \begin{array}{c} \text{nA to nBn or nBn to nA;} \\ \text{see} \; \underline{Figure \; 14} \\ \hline V_{CC} = 2.3 \; \text{V to } 2.7 \; \text{V} \\ \hline V_{CC} = 3.0 \; \text{V to } 3.6 \; \text{V} \\ \hline \text{S to nA; see} \; \underline{Figure \; 14} \\ \hline V_{CC} = 2.3 \; \text{V to } 2.7 \; \text{V} \\ \hline V_{CC} = 3.0 \; \text{V to } 3.6 \; \text{V} \\ \hline \end{array} $ enable time $ \begin{array}{c} \overline{\text{OE}} \; \text{to nA or nBn;} \\ \text{see} \; \underline{Figure \; 15} \\ \hline V_{CC} = 2.3 \; \text{V to } 2.7 \; \text{V} \\ \hline V_{CC} = 3.0 \; \text{V to } 3.6 \; \text{V} \\ \hline \text{S to nBn; see} \; \underline{Figure \; 15} \\ \hline V_{CC} = 2.3 \; \text{V to } 2.7 \; \text{V} \\ \hline V_{CC} = 3.0 \; \text{V to } 3.6 \; \text{V} \\ \hline \end{array} $ disable time $ \begin{array}{c} \overline{\text{OE}} \; \text{to nA or nBn;} \\ \overline{\text{See}} \; \underline{Figure \; 15} \\ \hline V_{CC} = 2.3 \; \text{V to } 2.7 \; \text{V} \\ \hline V_{CC} = 3.0 \; \text{V to } 3.6 \; \text{V} \\ \hline \text{S to nBn; see} \; \underline{Figure \; 15} \\ \hline V_{CC} = 2.3 \; \text{V to } 2.7 \; \text{V} \\ \hline \end{array} $	propagation delay $ \begin{array}{c} \text{nA to nBn or nBn to nA;} \\ \text{see } \underline{\text{Figure } 14} \\ \hline V_{CC} = 2.3 \text{ V to } 2.7 \text{ V} \\ \hline V_{CC} = 3.0 \text{ V to } 3.6 \text{ V} \\ \hline \text{S to nA; see } \underline{\text{Figure } 14} \\ \hline V_{CC} = 2.3 \text{ V to } 2.7 \text{ V} \\ \hline V_{CC} = 3.0 \text{ V to } 3.6 \text{ V} \\ \hline \end{array} $ enable time $ \begin{array}{c} \overline{\text{OE}} \text{ to nA or nBn;} \\ \text{see } \underline{\text{Figure } 15} \\ \hline V_{CC} = 2.3 \text{ V to } 2.7 \text{ V} \\ \hline V_{CC} = 3.0 \text{ V to } 3.6 \text{ V} \\ \hline \text{S to nBn; see } \underline{\text{Figure } 15} \\ \hline V_{CC} = 2.3 \text{ V to } 2.7 \text{ V} \\ \hline V_{CC} = 3.0 \text{ V to } 3.6 \text{ V} \\ \hline \end{array} $ disable time $ \begin{array}{c} \overline{\text{OE}} \text{ to nA or nBn;} \\ \overline{\text{S to nA or nBn;}} \\ \text{see } \underline{\text{Figure } 15} \\ \hline V_{CC} = 2.3 \text{ V to } 2.7 \text{ V} \\ \hline V_{CC} = 3.0 \text{ V to } 3.6 \text{ V} \\ \hline \end{array} $ 5 to nBn; see $ \begin{array}{c} \underline{\text{Figure } 15}} \\ \hline V_{CC} = 2.3 \text{ V to } 2.7 \text{ V} \\ \hline \end{array} $ $ \begin{array}{c} \overline{\text{V}} \\ \overline{\text{CC}} = 2.3 \text{ V to } 2.7 \text{ V} \\ \hline \end{array} $	$ \begin{array}{c ccccccccccccccccccccccccccccccccccc$	propagation delay nA to nBn or nBn to nA; see Figure 14 V _{CC} = 2.3 V to 2.7 V	$ \begin{array}{c ccccccccccccccccccccccccccccccccccc$	Min Typ1 Max Min Min Min Typ1 Max Min Mi	Propagation delay nA to nBn or nBn to nA; see Figure 14 \[V_{CC} = 2.3 \text{ V to 2.7 \text{ V}} - - - 0.15 - 0.25 \\ \(V_{CC} = 3.0 \text{ V to 3.6 \text{ V}} - - - 0.15 - 0.25 \\ \(V_{CC} = 2.3 \text{ V to 2.7 \text{ V}} 1.0 3.8 6.1 1.0 6.7 \\ \(V_{CC} = 3.0 \text{ V to 3.6 \text{ V}} 1.0 3.2 5.3 1.0 5.8 \\ \] enable time \[\text{OE} \text{ to A or nBn; see Figure 15} V_{CC} = 2.3 \text{ V to 2.7 \text{ V}} 1.0 2.2 5.6 1.0 6.7 \\ \(V_{CC} = 3.0 \text{ V to 3.6 \text{ V}} 1.0 2.2 5.6 1.0 5.5 \\ \(S \text{ to nBn; see Figure 15} V_{CC} = 2.3 \text{ V to 2.7 \text{ V}} 1.0 3.5 6.1 1.0 6.7 \\ \(V_{CC} = 3.0 \text{ V to 3.6 \text{ V}} 1.0 3.5 5.3 1.0 5.8 \\ \] disable time \[\text{OE to nA or nBn; see Figure 15} V_{CC} = 2.3 \text{ V to 2.7 \text{ V}} 1.0 2.6 5.5 1.0 6.1 \\ \(V_{CC} = 3.0 \text{ V to 2.7 \text{ V}} 1.0 3.1 5.5 1.0 6.1 \\ \(V_{CC} = 3.0 \text{ V to 3.6 \text{ V}} 1.0 3.1 5.5 1.0 6.1 \\ \(V_{CC} = 3.0 \text{ V to 3.6 \text{ V}} 1.0 3.1 5.5 1.0 6.1 \\ \(V_{CC} = 3.0 \text{ V to 2.7 \text{ V}} 1.0 3.1 5.5 1.0 6.1 \\ \(V_{CC} = 3.0 \text{ V to 3.6 \text{ V}} 1.0 3.1 5.5 1.0 6.1 \\ \(V_{CC} = 3.0 \text{ V to 3.6 \text{ V}} 1.0 3.1 5.5 1.0 5.3 \\ \(V_{CC} = 3.0 \text{ V to 2.7 \text{ V}} 1.0 3.1 5.5 1.0 5.3 \\ \(V_{CC} = 3.0 \text{ V to 2.7 \text{ V}} 1.0 2.6 4.8 1.0 5.3 \\\ \(V_{CC} = 3.0 \text{ V to 2.7 \text{ V}} 1.0 2.6 4.8 1.0 5.3 \\\ \(V_{CC} = 2.3 \text{ V to 2.7 \text{ V}} 1.0

^[1] All typical values are measured at T_{amb} = 25 °C and at nominal V_{CC} .


^[2] The propagation delay is the calculated RC time constant of the on-state resistance of the switch and the load capacitance, when driven by an ideal voltage source (zero output impedance).

^[3] t_{pd} is the same as t_{PLH} and t_{PHL} .

^[4] t_{en} is the same as t_{PZH} and t_{PZL} .

^[5] t_{dis} is the same as t_{PHZ} and t_{PLZ} .

11. Waveforms




Measurement points are given in Table 9.


Logic levels: V_{OL} and V_{OH} are typical output voltage levels that occur with the output load.


Fig 14. The data input (nA or nBn) to output (nBn or nA) propagation delays

Table 9. Measurement points

Supply voltage	Input			Output	Output			
V _{CC}	V _M	Vı	$t_r = t_f$	V _M	V _X	V _Y		
2.3 V to 2.7 V	0.5V _{CC}	V _{CC}	≤ 2.0 ns	0.5V _{CC}	V _{OL} + 0.15 V	V _{OH} – 0.15 V		
3.0 V to 3.6 V	0.5V _{CC}	V_{CC}	≤ 2.0 ns	0.5V _{CC}	$V_{OL} + 0.3 V$	$V_{OH} - 0.3 V$		







Test data is given in Table 10.

Definitions for test circuit:

R_L = Load resistance.

 C_L = Load capacitance including jig and probe capacitance.

 R_T = Termination resistance should be equal to the output impedance Z_0 of the pulse generator.

 V_{EXT} = External voltage for measuring switching times.

Fig 16. Test circuit for measuring switching times


Table 10. Test data

Supply voltage	Load		V _{EXT}			
V _{CC}	C _L	R _L	t _{PLH} , t _{PHL}	t _{PZH} , t _{PHZ}	t _{PZL} , t _{PLZ}	
2.3 V to 2.7 V	30 pF	500 Ω	open	GND	2V _{CC}	
3.0 V to 3.6 V	50 pF	500 Ω	open	GND	2V _{CC}	

12. Package outline

SO16: plastic small outline package; 16 leads; body width 3.9 mm

SOT109-1



UNIT	A max.	A ₁	A ₂	A ₃	bp	С	D ⁽¹⁾	E ⁽¹⁾	е	HE	L	Lp	ø	v	w	у	Z ⁽¹⁾	θ
mm	1.75	0.25 0.10	1.45 1.25	0.25	0.49 0.36	0.25 0.19	10.0 9.8	4.0 3.8	1.27	6.2 5.8	1.05	1.0 0.4	0.7 0.6	0.25	0.25	0.1	0.7 0.3	8°
inches	0.069	0.010 0.004	0.057 0.049	0.01		0.0100 0.0075		0.16 0.15	0.05	0.244 0.228	0.041	0.039 0.016		0.01	0.01	0.004	0.028 0.012	0°

Note

1. Plastic or metal protrusions of 0.15 mm (0.006 inch) maximum per side are not included.

OUTLINE		REFER	EUROPEAN	ISSUE DATE			
VERSION	IEC	JEDEC	JEITA		PROJECTION	ISSUE DATE	
SOT109-1	076E07	MS-012				99-12-27 03-02-19	

Fig 17. Package outline SOT109-1 (SO16)

74CBTLV3257_Q100 All information provided in this document is subject to legal disclaimers.

SSOP16: plastic shrink small outline package; 16 leads; body width 3.9 mm; lead pitch 0.635 mm SOT519-1





Fig 18. Package outline SOT519-1 (SSOP16)

74CBTLV3257_Q100 All information provided in this document is subject to legal disclaimers.

TSSOP16: plastic thin shrink small outline package; 16 leads; body width 4.4 mm

SOT403-1



UNIT	A max.	A ₁	A ₂	A ₃	bp	С	D ⁽¹⁾	E (2)	е	HE	L	Lp	Q	v	w	у	Z ⁽¹⁾	θ
mm	1.1	0.15 0.05	0.95 0.80	0.25	0.30 0.19	0.2 0.1	5.1 4.9	4.5 4.3	0.65	6.6 6.2	1	0.75 0.50	0.4 0.3	0.2	0.13	0.1	0.40 0.06	8° 0°

- 1. Plastic or metal protrusions of 0.15 mm maximum per side are not included.
- 2. Plastic interlead protrusions of 0.25 mm maximum per side are not included.

OUTLINE		REFER	EUROPEAN	ISSUE DATE			
VERSION	IEC	JEDEC	JEITA		PROJECTION	ISSUE DATE	
SOT403-1		MO-153				99-12-27 03-02-18	

Fig 19. Package outline SOT403-1 (TSSOP16)

74CBTLV3257_Q100 All information provided in this document is subject to legal disclaimers.

DHVQFN16: plastic dual in-line compatible thermal enhanced very thin quad flat package; no leads; 16 terminals; body 2.5 x 3.5 x 0.85 mm SOT763-1




Fig 20. Package outline SOT763-1 (DHVQFN16)

74CBTLV3257_Q100 All information provided in this document is subject to legal disclaimers.

13. Abbreviations

Table 11. Abbreviations

Acronym	Description
CDM	Charged Device Model
CMOS	Complementary Metal-Oxide Semiconductor
DUT	Device Under Test
ESD	ElectroStatic Discharge
НВМ	Human Body Model
MIL	Military
MM	Machine Model

14. Revision history

Table 12. Revision history

Document ID	Release date	Data sheet status	Change notice	Supersedes
74CBTLV3257_Q100 v.1	20130704	Product data sheet	-	-

15. Legal information

15.1 Data sheet status

Document status[1][2]	Product status[3]	Definition
Objective [short] data sheet	Development	This document contains data from the objective specification for product development.
Preliminary [short] data sheet	Qualification	This document contains data from the preliminary specification.
Product [short] data sheet	Production	This document contains the product specification.

- [1] Please consult the most recently issued document before initiating or completing a design.
- [2] The term 'short data sheet' is explained in section "Definitions"
- [3] The product status of device(s) described in this document may have changed since this document was published and may differ in case of multiple devices. The latest product status information is available on the Internet at URL http://www.nxp.com.

15.2 Definitions

Draft — The document is a draft version only. The content is still under internal review and subject to formal approval, which may result in modifications or additions. NXP Semiconductors does not give any representations or warranties as to the accuracy or completeness of information included herein and shall have no liability for the consequences of use of such information.

Short data sheet — A short data sheet is an extract from a full data sheet with the same product type number(s) and title. A short data sheet is intended for quick reference only and should not be relied upon to contain detailed and full information. For detailed and full information see the relevant full data sheet, which is available on request via the local NXP Semiconductors sales office. In case of any inconsistency or conflict with the short data sheet, the full data sheet shall prevail.

Product specification — The information and data provided in a Product data sheet shall define the specification of the product as agreed between NXP Semiconductors and its customer, unless NXP Semiconductors and customer have explicitly agreed otherwise in writing. In no event however, shall an agreement be valid in which the NXP Semiconductors product is deemed to offer functions and qualities beyond those described in the Product data sheet.

15.3 Disclaimers

Limited warranty and liability — Information in this document is believed to be accurate and reliable. However, NXP Semiconductors does not give any representations or warranties, expressed or implied, as to the accuracy or completeness of such information and shall have no liability for the consequences of use of such information. NXP Semiconductors takes no responsibility for the content in this document if provided by an information source outside of NXP Semiconductors.

In no event shall NXP Semiconductors be liable for any indirect, incidental, punitive, special or consequential damages (including - without limitation - lost profits, lost savings, business interruption, costs related to the removal or replacement of any products or rework charges) whether or not such damages are based on tort (including negligence), warranty, breach of contract or any other legal theory.

Notwithstanding any damages that customer might incur for any reason whatsoever, NXP Semiconductors' aggregate and cumulative liability towards customer for the products described herein shall be limited in accordance with the *Terms and conditions of commercial sale* of NXP Semiconductors.

Right to make changes — NXP Semiconductors reserves the right to make changes to information published in this document, including without limitation specifications and product descriptions, at any time and without notice. This document supersedes and replaces all information supplied prior to the publication hereof.

Suitability for use in automotive applications — This NXP Semiconductors product has been qualified for use in automotive applications. Unless otherwise agreed in writing, the product is not designed, authorized or warranted to be suitable for use in life support, life-critical or safety-critical systems or equipment, nor in applications where failure or malfunction of an NXP Semiconductors product can reasonably be expected to result in personal injury, death or severe property or environmental damage. NXP Semiconductors and its suppliers accept no liability for inclusion and/or use of NXP Semiconductors products in such equipment or applications and therefore such inclusion and/or use is at the customer's own

Applications — Applications that are described herein for any of these products are for illustrative purposes only. NXP Semiconductors makes no representation or warranty that such applications will be suitable for the specified use without further testing or modification.

Customers are responsible for the design and operation of their applications and products using NXP Semiconductors products, and NXP Semiconductors accepts no liability for any assistance with applications or customer product design. It is customer's sole responsibility to determine whether the NXP Semiconductors product is suitable and fit for the customer's applications and products planned, as well as for the planned application and use of customer's third party customer(s). Customers should provide appropriate design and operating safeguards to minimize the risks associated with their applications and products.

NXP Semiconductors does not accept any liability related to any default, damage, costs or problem which is based on any weakness or default in the customer's applications or products, or the application or use by customer's third party customer(s). Customer is responsible for doing all necessary testing for the customer's applications and products using NXP Semiconductors products in order to avoid a default of the applications and the products or of the application or use by customer's third party customer(s). NXP does not accept any liability in this respect.

Limiting values — Stress above one or more limiting values (as defined in the Absolute Maximum Ratings System of IEC 60134) will cause permanent damage to the device. Limiting values are stress ratings only and (proper) operation of the device at these or any other conditions above those given in the Recommended operating conditions section (if present) or the Characteristics sections of this document is not warranted. Constant or repeated exposure to limiting values will permanently and irreversibly affect the quality and reliability of the device.

Terms and conditions of commercial sale — NXP Semiconductors products are sold subject to the general terms and conditions of commercial sale, as published at http://www.nxp.com/profile/terms, unless otherwise agreed in a valid written individual agreement. In case an individual agreement is concluded only the terms and conditions of the respective agreement shall apply. NXP Semiconductors hereby expressly objects to applying the customer's general terms and conditions with regard to the purchase of NXP Semiconductors products by customer.

74CBTLV3257-Q100

Quad 1-of-2 multiplexer/demultiplexer

No offer to sell or license — Nothing in this document may be interpreted or construed as an offer to sell products that is open for acceptance or the grant, conveyance or implication of any license under any copyrights, patents or other industrial or intellectual property rights.

Export control — This document as well as the item(s) described herein may be subject to export control regulations. Export might require a prior authorization from competent authorities.

Translations — A non-English (translated) version of a document is for reference only. The English version shall prevail in case of any discrepancy between the translated and English versions.

15.4 Trademarks

Notice: All referenced brands, product names, service names and trademarks are the property of their respective owners.

16. Contact information

For more information, please visit: http://www.nxp.com

For sales office addresses, please send an email to: salesaddresses@nxp.com

17. Contents

1	General description
2	Features and benefits
3	Ordering information 2
4	Functional diagram 2
5	Pinning information 3
5.1	Pinning
5.2	Pin description
6	Functional description 4
7	Limiting values 4
8	Recommended operating conditions 4
9	Static characteristics 5
9.1	Test circuits 5
9.2	ON resistance
9.3	ON resistance test circuit and graphs 6
10	Dynamic characteristics 9
11	Waveforms
12	Package outline
13	Abbreviations
14	Revision history
15	Legal information
15.1	Data sheet status
15.2	Definitions
15.3	Disclaimers
15.4	Trademarks18
16	Contact information 18
17	Contents

Please be aware that important notices concerning this document and the product(s) described herein, have been included in section 'Legal information'.