Quad 2-input multiplexer Rev. 1 — 2 August 2012

Product data sheet

### 1. General description

The 74HC157-Q100; 74HCT157-Q100 is a high-speed Si-gate CMOS device and is pin compatible with Low-power Schottky TTL. It is specified in compliance with JEDEC standard no. 7A.

The 74HC/HCT157-Q100 are quad 2-input multiplexers which select 4 bits of data from two sources under the control of a common data select input (S). The enable input ( $\overline{E}$ ) is active LOW. When  $\overline{E}$  is HIGH, all of the outputs (1Y to 4Y) are forced LOW regardless of all other input conditions.

Moving the data from two groups of registers to four common output buses is a common use of the 74HC/HCT157-Q100. The state of the common data select input (S) determines the particular register from which the data comes. It can also be used as function generator. The device is useful for implementing highly irregular logic by generating any four of the 16 different functions of two variables with one variable common. The 74HC/HCT157-Q100 is logic implementation of a 4-pole, 2-position switch, where the position of the switch is determined by the logic levels applied to S.

The logic equations are:

 $1Y = \overline{E} \times (111 \times S + 110 \times \overline{S})$  $2Y = \overline{E} \times (211 \times S + 210 \times \overline{S})$  $3Y = \overline{E} \times (311 \times S + 310 \times \overline{S})$  $4Y = \overline{E} \times (411 \times S + 410 \times \overline{S})$ 

This product has been qualified to the Automotive Electronics Council (AEC) standard Q100 (Grade 1) and is suitable for use in automotive applications.

### 2. Features and benefits

- Automotive product qualification in accordance with AEC-Q100 (Grade 1)
  - Specified from –40 °C to +85 °C and from –40 °C to +125 °C
- Low-power dissipation
- Non-inverting data path
- ESD protection:
  - MIL-STD-883, method 3015 exceeds 2000 V
  - HBM JESD22-A114F exceeds 2000 V
  - MM JESD22-A115-A exceeds 200 V (C = 200 pF, R = 0 Ω)
- Multiple package options




Quad 2-input multiplexer

# 3. Ordering information

Table 1.   Ordering	information										
Type number	Package	Package									
	Temperature range	Name	Description	Version							
74HC157D-Q100	–40 °C to +125 °C	SO16	plastic small outline package; 16 leads; body width	SOT109-1							
74HCT157D-Q100			3.9 mm								
74HC157PW-Q100	–40 °C to +125 °C	TSSOP16	plastic thin shrink small outline package; 16 leads	SOT403-1							
74HCT157PW-Q100			body width 4.4 mm								
74HC157BQ-Q100	–40 °C to +125 °C	DHVQFN16		SOT763-1							
74HCT157BQ-Q100			very thin quad flat package; no leads; 16 terminals; body 2.5 $\times$ 3.5 $\times$ 0.85 mm								


# 4. Functional diagram




### **NXP Semiconductors**

# 74HC157-Q100; 74HCT157-Q100

**Quad 2-input multiplexer** 



## 5. Pinning information



### 5.1 Pinning

**Quad 2-input multiplexer** 

### 5.2 Pin description

Table 2.	Pin description	
Symbol	Pin	Description
S	1	common data select input
110 to 410	2, 5, 11, 14	data inputs from source 0
111 to 411	3, 6, 10, 13	data inputs from source 1
1Y to 4Y	4, 7, 9, 12	multiplexer outputs
GND	8	ground (0 V)
Ē	15	enable input (active LOW)
V <sub>CC</sub>	16	supply voltage

## 6. Functional description

#### Table 3. Function table<sup>[1]</sup>

Input	put							
Ē	S	nl0	nl1	nY				
Н	Х	Х	Х	L				
L	L	L	Х	L				
L	L	Н	Х	Н				
L	Н	Х	L	L				
L	Н	Х	Н	Н				

[1] H = HIGH voltage level;

L = LOW voltage level;

X = don't care.

## 7. Limiting values

#### Table 4.Limiting values

In accordance with the Absolute Maximum Rating System (IEC 60134). Voltages are referenced to GND (ground = 0 V).

				10	
Symbol	Parameter	Conditions	Min	Max	Unit
V <sub>CC</sub>	supply voltage		-0.5	+7	V
I <sub>IK</sub>	input clamping current	$V_{I} < -0.5$ V or $V_{I} > V_{CC}$ + 0.5 V	-	±20	mA
I <sub>OK</sub>	output clamping current	$V_{\rm O}$ < –0.5 V or $V_{\rm O}$ > $V_{\rm CC}$ + 0.5 V	-	±20	mA
I <sub>O</sub>	output current	$V_{O}$ = -0.5 V to (V <sub>CC</sub> + 0.5 V)	-	±25	mA
I <sub>CC</sub>	supply current		-	+50	mA
I <sub>GND</sub>	ground current		-	-50	mA
T <sub>stg</sub>	storage temperature		-65	+150	°C
P <sub>tot</sub>	total power dissipation	$T_{amb} = -40 \text{ °C to } +125 \text{ °C}$			
	SO16 package		<u>[1]</u> -	500	mW
	TSSOP16 package		[2] _	500	mW
	DHVQFN16 package		[3] _	500	mW

[1]  $P_{tot}$  derates linearly with 8 mW/K above 70 °C.

[2] ~~ Ptot derates linearly with 5.5 mW/K above 60 °C.

[3]  $P_{tot}$  derates linearly with 4.5 mW/K above 60 °C.

## 8. Recommended operating conditions

#### Table 5. Recommended operating conditions

Voltages are referenced to GND (ground = 0 V)

Symbol	Parameter	Conditions	74HC <sup>-</sup>	157-Q10	D	74HC	T157-Q1	00	Unit
			Min	Тур	Max	Min	Тур	Max	
V <sub>CC</sub>	supply voltage		2.0	5.0	6.0	4.5	5.0	5.5	V
VI	input voltage		0	-	V <sub>CC</sub>	0	-	V <sub>CC</sub>	V
Vo	output voltage		0	-	V <sub>CC</sub>	0	-	V <sub>CC</sub>	V
T <sub>amb</sub>	ambient temperature		-40	+25	+125	-40	+25	+125	°C
Δt/ΔV	input transition rise and fall rate	$V_{CC} = 2.0 V$	-	-	625	-	-	-	ns/V
		$V_{CC} = 4.5 V$	-	1.67	139	-	1.67	139	ns/V
		$V_{CC} = 6.0 V$	-	-	83	-	-	-	ns/V

## 9. Static characteristics

#### Table 6. Static characteristics

At recommended operating conditions; voltages are referenced to GND (ground = 0 V).

Symbol	Parameter	Conditions	Ta	<sub>mb</sub> = 25	°C	T <sub>amb</sub> = +85			-40 °C to 5 °C	Unit
			Min	Тур	Max	Min	Max	Min	Max	
74HC157	7-Q100									
V <sub>IH</sub>	HIGH-level	V <sub>CC</sub> = 2.0 V	1.5	1.2	-	1.5	-	1.5	-	V
	input voltage	V <sub>CC</sub> = 4.5 V	3.15	2.4	-	3.15	-	3.15	-	V
		$V_{CC} = 6.0 V$	4.2	3.2	-	4.2	-	4.2	-	V
V <sub>IL</sub>	LOW-level	$V_{CC} = 2.0 V$	-	0.8	0.5	-	0.5	-	0.5	V
	input voltage	$V_{CC} = 4.5 V$	-	2.1	1.35	-	1.35	-	1.35	V
		$V_{CC} = 6.0 V$	-	2.8	1.8	-	1.8	-	1.8	V
V <sub>он</sub>	HIGH-level	$V_{I} = V_{IH} \text{ or } V_{IL}$								
	output voltage	$I_0 = -20 \ \mu A; \ V_{CC} = 2.0 \ V$	1.9	2.0	-	1.9	-	1.9	-	V
		$I_O = -20 \ \mu\text{A}; \ V_{CC} = 4.5 \ \text{V}$	4.4	4.5	-	4.4	-	4.4	-	V
		$I_0 = -20 \ \mu A; \ V_{CC} = 6.0 \ V$	5.9	6.0	-	5.9	-	5.9	-	V
		$I_{O}$ = -4.0 mA; $V_{CC}$ = 4.5 V	3.98	4.32	-	3.84	-	3.7	-	V
		$I_{O}$ = -5.2 mA; $V_{CC}$ = 6.0 V	5.48	5.81	-	5.34	-	5.2	-	V
V <sub>OL</sub>	LOW-level	$V_{I} = V_{IH} \text{ or } V_{IL}$								
	output voltage	$I_0 = 20 \ \mu A; V_{CC} = 2.0 \ V$	-	0	0.1	-	0.1	-	0.1	V
		$I_0 = 20 \ \mu A; V_{CC} = 4.5 \ V$	-	0	0.1	-	0.1	-	0.1	V
		$I_{O} = 20 \ \mu A; V_{CC} = 6.0 \ V$	-	0	0.1	-	0.1	-	0.1	V
		$I_{O}$ = 4.0 mA; $V_{CC}$ = 4.5 V	-	0.15	0.26	-	0.33	-	0.4	V
		$I_{O}$ = 5.2 mA; $V_{CC}$ = 6.0 V	-	0.16	0.26	-	0.33	-	0.4	V
lı	input leakage current	$V_I = V_{CC} \text{ or GND};$ $V_{CC} = 6.0 \text{ V}$	-	-	±0.1	-	±1.0	-	±1.0	μΑ

74HC\_HCT157\_Q100
Product data sheet

5 of 17

Quad 2-input multiplexer

### Table 6. Static characteristics ...continued

At recommended operating conditions; voltages are referenced to GND (ground = 0 V).

Symbol	Parameter	Conditions	Ta	<sub>mb</sub> = 25	°C	T <sub>amb</sub> = - +8	40 °C to 5 °C		-40 °C to 5 °C	Unit
			Min	Тур	Max	Min	Max	Min	Max	
I <sub>CC</sub>	supply current	$V_I = V_{CC}$ or GND; $I_O = 0$ A; $V_{CC} = 6.0$ V	-	-	8.0	-	80	-	160	μA
CI	input capacitance		-	3.5	-					pF
74HCT1	57-Q100									
V <sub>IH</sub>	HIGH-level input voltage	$V_{CC}$ = 4.5 V to 5.5 V	2.0	1.6	-	2.0	-	2.0	-	V
V <sub>IL</sub>	LOW-level input voltage	$V_{CC}$ = 4.5 V to 5.5 V	-	1.2	0.8	-	0.8	-	0.8	V
V <sub>OH</sub>	HIGH-level	$V_{I} = V_{IH} \text{ or } V_{IL}; V_{CC} = 4.5 \text{ V}$								
	output voltage	I <sub>O</sub> = -20 μA	4.4	4.5	-	4.4	-	4.4	-	V
		$I_O = -4 \text{ mA}$	3.98	4.32	-	3.84	-	3.7	-	V
V <sub>OL</sub>	LOW-level	$V_{I} = V_{IH} \text{ or } V_{IL}; V_{CC} = 4.5 \text{ V}$								
	output voltage	I <sub>O</sub> = 20 μA	-	0	0.1	-	0.1	-	0.1	V
		I <sub>O</sub> = 4.0 mA	-	0.15	0.26	-	0.33	-	0.4	V
l <sub>l</sub>	input leakage current	$V_I = V_{CC}$ or GND; $V_{CC} = 5.5 V$	-	-	±0.1	-	±1.0	-	±1.0	μA
I <sub>CC</sub>	supply current	$V_I = V_{CC}$ or GND; $I_O = 0$ A; $V_{CC} = 5.5$ V	-	-	8.0	-	80	-	160	μA
∆I <sub>CC</sub>	additional supply current	$\label{eq:VI} \begin{array}{l} V_{I} = V_{CC} - 2.1 \text{ V};\\ \text{other inputs at } V_{CC} \text{ or GND};\\ V_{CC} = 4.5 \text{ V to 5.5 V};\\ I_{O} = 0 \text{ A} \end{array}$								
		per input pin; nIn inputs	-	100	360	-	450	-	490	μΑ
		per input pin; $\overline{E}$ input	-	60	216	-	270	-	294	μΑ
		per input pin; S input	-	100	360	-	450	-	490	μΑ
CI	input capacitance		-	3.5	-					pF

**Quad 2-input multiplexer** 

## **10.** Dynamic characteristics

#### Table 7. Dynamic characteristics

Voltages are referenced to GND (ground = 0 V);  $C_L = 50 \text{ pF}$  unless otherwise specified; for test circuit see Figure 9.

Symbol	Parameter	Conditions		Tai	<sub>mb</sub> = 25	°C	T <sub>amb</sub> = to +	= –40 °C ⋅85 °C	T <sub>amb</sub> = to +1	- –40 °C I 25 °C	Uni
				Min	Тур	Max	Min	Max	Min	Max	_
For type	74HC157-Q1	00			•	•					
t <sub>pd</sub>	propagation	nI0, nI1 to nY; see Figure 7	[1]								
	delay	$V_{CC} = 2.0 V$		-	36	125	-	155	-	190	ns
		$V_{CC} = 4.5 V$		-	13	25	-	31	-	38	ns
		$V_{CC} = 5 \text{ V}; \text{ C}_{L} = 15 \text{ pF}$		-	11	-	-	-	-	-	ns
		$V_{CC} = 6.0 V$		-	10	21	-	26	-	32	ns
		S to nY; see Figure 7	[1]								
		$V_{CC} = 2.0 V$		-	41	125	-	155	-	190	ns
		$V_{CC} = 4.5 V$		-	15	25	-	31	-	38	ns
		$V_{CC} = 5 \text{ V}; \text{ C}_{L} = 15 \text{ pF}$		-	12	-	-	-	-	-	ns
		$V_{CC} = 6.0 V$		-	12	21	-	26	-	32	ns
		E to nY; see Figure 8	[1]								
		$V_{CC} = 2.0 V$		-	39	115	-	145	-	175	ns
		$V_{CC} = 4.5 V$		-	14	23	-	29	-	35	ns
		$V_{CC} = 5 \text{ V}; \text{ C}_{L} = 15 \text{ pF}$		-	11	-	-	-	-	-	ns
		$V_{CC} = 6.0 V$		-	11	20	-	25	-	30	ns
t <sub>t</sub>	transition	nY; see <u>Figure 7</u>	[2]								
	time	$V_{CC} = 2.0 V$		-	19	75	-	95	-	110	ns
		$V_{CC} = 4.5 V$		-	7	15	-	19	-	22	ns
		$V_{CC} = 6.0 V$		-	6	13	-	16	-	19	ns
C <sub>PD</sub>	power dissipation capacitance	$C_L$ = 50 pF; f = 1 MHz; V <sub>I</sub> = GND to V <sub>CC</sub>	<u>[3]</u>	-	70	-	-	-	-	-	pF
For type	974HCT157-Q	100									
t <sub>pd</sub>		nI0, nI1 to nY; see Figure 7	[1]								
	delay	$V_{CC} = 4.5 V$		-	16	27	-	34	-	41	ns
		$V_{CC} = 5 \text{ V}; \text{ C}_{L} = 15 \text{ pF}$		-	13	-	-	-	-	-	ns
		S to nY; see Figure 7	<u>[1]</u>								
		$V_{CC} = 4.5 V$		-	22	37	-	46	-	56	ns
		$V_{CC} = 5 \text{ V}; \text{ C}_{L} = 15 \text{ pF}$		-	19	-	-	-	-	-	ns
		E to nY; see Figure 8	<u>[1]</u>								
		$V_{CC} = 4.5 V$		-	15	26	-	33	-	39	ns
		$V_{CC} = 5 \text{ V}; \text{ C}_{L} = 15 \text{ pF}$		-	12	-	-	-	-	-	ns

**Quad 2-input multiplexer** 

Symbol	Parameter	Conditions	T <sub>amb</sub> = 25 °C			T <sub>amb</sub> = −40 °C to +85 °C		T <sub>amb</sub> = −40 °C to +125 °C		Unit
			Min	Тур	Мах	Min	Max	Min	Max	
tt	transition	nY; see Figure 7 [2]								
	time	$V_{CC} = 4.5 V$	-	7	15	-	19	-	22	ns
C <sub>PD</sub>	power dissipation capacitance	$C_{L} = 50 \text{ pF}; \text{ f} = 1 \text{ MHz};$ $V_{I} = \text{GND to } V_{CC}$ [3]	-	70	-	-	-	-	-	pF

#### Table 7. Dynamic characteristics ... continued

[1]  $t_{pd}$  is the same as  $t_{PLH}$  and  $t_{PHL}$ .

[2]  $t_t$  is the same as  $t_{THL}$  and  $t_{TLH}$ .

[3]  $C_{PD}$  is used to determine the dynamic power dissipation ( $P_D$  in  $\mu W$ ).

 $P_D = C_{PD} \times V_{CC}^2 \times f_i \times N + \sum (C_L \times V_{CC}^2 \times f_o)$  where:

 $f_i$  = input frequency in MHz;

 $f_o = output frequency in MHz;$ 


C<sub>L</sub> = output load capacitance in pF;

V<sub>CC</sub> = supply voltage in V;


N = number of inputs switching;

 $\Sigma(C_L \times V_{CC}^2 \times f_o)$  = sum of outputs.

## 11. Waveforms



### **Quad 2-input multiplexer**




#### Table 8.Measurement points

Туре	Input	Output
	V <sub>M</sub>	V <sub>M</sub>
74HC157-Q100	0.5V <sub>CC</sub>	0.5V <sub>CC</sub>
74HCT157-Q100	1.3 V	1.3 V

### **NXP Semiconductors**

# 74HC157-Q100; 74HCT157-Q100

### **Quad 2-input multiplexer**




Ta	abl	e	9.	1	<b>Fest</b>	d	ata		

Туре	Input		Load	Test	
	VI	t <sub>r</sub> , t <sub>f</sub>	CL		
74HC157-Q100	V <sub>CC</sub>	6.0 ns	15 pF, 50 pF	t <sub>PLH</sub> , t <sub>PHL</sub>	
74HCT157-Q100	3.0 V	6.0 ns	15 pF, 50 pF	t <sub>PLH</sub> , t <sub>PHL</sub>	

**Quad 2-input multiplexer** 


## 12. Package outline



#### Fig 10. Package outline SOT109-1 (SO16)

All information provided in this document is subject to legal disclaimers.


**Quad 2-input multiplexer** 



#### Fig 11. Package outline SOT403-1 (TSSOP16)

All information provided in this document is subject to legal disclaimers.

**Quad 2-input multiplexer** 



#### DHVQFN16: plastic dual in-line compatible thermal enhanced very thin quad flat package; no leads; 16 terminals; body 2.5 x 3.5 x 0.85 mm SOT763-1

#### Fig 12. Package outline SOT763-1 (DHVQFN16)

All information provided in this document is subject to legal disclaimers.

Quad 2-input multiplexer

## **13. Abbreviations**

Table 10. Abbreviations		
Acronym	Description	
CMOS	Complementary Metal Oxide Semiconductor	
DUT	Device Under Test	
ESD	ElectroStatic Discharge	
HBM	Human Body Model	
MM	Machine Model	
TTL	Transistor-Transistor Logic	
MIL	Military	

# 14. Revision history

Table 11. Revision histor	Revision history					
Document ID	Release date	Data sheet status	Change notice	Supersedes		
74HC_HCT157_Q100 v.1	20120802	Product data sheet	-	-		

## 15. Legal information

### 15.1 Data sheet status

Document status[1][2]	Product status <sup>[3]</sup>	Definition
Objective [short] data sheet	Development	This document contains data from the objective specification for product development.
Preliminary [short] data sheet	Qualification	This document contains data from the preliminary specification.
Product [short] data sheet	Production	This document contains the product specification.

[1] Please consult the most recently issued document before initiating or completing a design.

[2] The term 'short data sheet' is explained in section "Definitions".

[3] The product status of device(s) described in this document may have changed since this document was published and may differ in case of multiple devices. The latest product status information is available on the Internet at URL <a href="http://www.nxp.com">http://www.nxp.com</a>.

### 15.2 Definitions

**Draft** — The document is a draft version only. The content is still under internal review and subject to formal approval, which may result in modifications or additions. NXP Semiconductors does not give any representations or warranties as to the accuracy or completeness of information included herein and shall have no liability for the consequences of use of such information.

Short data sheet — A short data sheet is an extract from a full data sheet with the same product type number(s) and title. A short data sheet is intended for quick reference only and should not be relied upon to contain detailed and full information. For detailed and full information see the relevant full data sheet, which is available on request via the local NXP Semiconductors sales office. In case of any inconsistency or conflict with the short data sheet, the full data sheet shall prevail.

**Product specification** — The information and data provided in a Product data sheet shall define the specification of the product as agreed between NXP Semiconductors and its customer, unless NXP Semiconductors and customer have explicitly agreed otherwise in writing. In no event however, shall an agreement be valid in which the NXP Semiconductors product is deemed to offer functions and qualities beyond those described in the Product data sheet.

### 15.3 Disclaimers

Limited warranty and liability — Information in this document is believed to be accurate and reliable. However, NXP Semiconductors does not give any representations or warranties, expressed or implied, as to the accuracy or completeness of such information and shall have no liability for the consequences of use of such information. NXP Semiconductors takes no responsibility for the content in this document if provided by an information source outside of NXP Semiconductors.

In no event shall NXP Semiconductors be liable for any indirect, incidental, punitive, special or consequential damages (including - without limitation - lost profits, lost savings, business interruption, costs related to the removal or replacement of any products or rework charges) whether or not such damages are based on tort (including negligence), warranty, breach of contract or any other legal theory.

Notwithstanding any damages that customer might incur for any reason whatsoever, NXP Semiconductors' aggregate and cumulative liability towards customer for the products described herein shall be limited in accordance with the *Terms and conditions of commercial sale* of NXP Semiconductors.

Right to make changes — NXP Semiconductors reserves the right to make changes to information published in this document, including without limitation specifications and product descriptions, at any time and without notice. This document supersedes and replaces all information supplied prior to the publication hereof.

#### Suitability for use in automotive applications - This NXP

Semiconductors product has been qualified for use in automotive applications. Unless otherwise agreed in writing, the product is not designed, authorized or warranted to be suitable for use in life support, life-critical or safety-critical systems or equipment, nor in applications where failure or malfunction of an NXP Semiconductors product can reasonably be expected to result in personal injury, death or severe property or environmental damage. NXP Semiconductors and its suppliers accept no liability for inclusion and/or use of NXP Semiconductors products in such equipment or applications and therefore such inclusion and/or use is at the customer's own risk.

**Applications** — Applications that are described herein for any of these products are for illustrative purposes only. NXP Semiconductors makes no representation or warranty that such applications will be suitable for the specified use without further testing or modification.

Customers are responsible for the design and operation of their applications and products using NXP Semiconductors products, and NXP Semiconductors accepts no liability for any assistance with applications or customer product design. It is customer's sole responsibility to determine whether the NXP Semiconductors product sole and fit for the customer's applications and products planned, as well as for the planned application and use of customer's third party customer(s). Customers should provide appropriate design and operating safeguards to minimize the risks associated with their applications and products.

NXP Semiconductors does not accept any liability related to any default, damage, costs or problem which is based on any weakness or default in the customer's applications or products, or the application or use by customer's third party customer(s). Customer is responsible for doing all necessary testing for the customer's applications and products using NXP Semiconductors products in order to avoid a default of the applications and the products or of the application or use by customer's third party customer(s). NXP does not accept any liability in this respect.

Limiting values — Stress above one or more limiting values (as defined in the Absolute Maximum Ratings System of IEC 60134) will cause permanent damage to the device. Limiting values are stress ratings only and (proper) operation of the device at these or any other conditions above those given in the Recommended operating conditions section (if present) or the Characteristics sections of this document is not warranted. Constant or repeated exposure to limiting values will permanently and irreversibly affect the quality and reliability of the device.

Terms and conditions of commercial sale — NXP Semiconductors products are sold subject to the general terms and conditions of commercial sale, as published at <a href="http://www.nxp.com/profile/terms">http://www.nxp.com/profile/terms</a>, unless otherwise agreed in a valid written individual agreement. In case an individual agreement is concluded only the terms and conditions of the respective agreement shall apply. NXP Semiconductors hereby expressly objects to applying the customer's general terms and conditions with regard to the purchase of NXP Semiconductors products by customer.

#### **Quad 2-input multiplexer**

**No offer to sell or license** — Nothing in this document may be interpreted or construed as an offer to sell products that is open for acceptance or the grant, conveyance or implication of any license under any copyrights, patents or other industrial or intellectual property rights.

**Export control** — This document as well as the item(s) described herein may be subject to export control regulations. Export might require a prior authorization from competent authorities.

**Translations** — A non-English (translated) version of a document is for reference only. The English version shall prevail in case of any discrepancy between the translated and English versions.

### 15.4 Trademarks

Notice: All referenced brands, product names, service names and trademarks are the property of their respective owners.

## **16. Contact information**

For more information, please visit: <u>http://www.nxp.com</u>

For sales office addresses, please send an email to: salesaddresses@nxp.com

**Quad 2-input multiplexer** 

### 17. Contents

1	General description 1
2	Features and benefits 1
3	Ordering information 2
4	Functional diagram 2
5	Pinning information 3
5.1	Pinning 3
5.2	Pin description 4
6	Functional description 4
7	Limiting values 4
8	Recommended operating conditions 5
9	Static characteristics 5
10	Dynamic characteristics 7
11	Waveforms 8
12	Package outline 11
13	Abbreviations 14
14	Revision history 14
15	Legal information 15
15.1	Data sheet status 15
15.2	Definitions 15
15.3	Disclaimers
15.4	Trademarks 16
16	Contact information 16
17	Contents 17

Please be aware that important notices concerning this document and the product(s) described herein, have been included in section 'Legal information'.

© NXP B.V. 2012.

All rights reserved.

For more information, please visit: http://www.nxp.com For sales office addresses, please send an email to: salesaddresses@nxp.com

Date of release: 2 August 2012 Document identifier: 74HC\_HCT157\_Q100