8-bit serial-in, parallel-out shift register Rev. 1 — 16 August 2013

Product data sheet

1. General description

The 74HC164-Q100; 74HCT164-Q100 is an 8-bit serial-in/parallel-out shift register. The device features two serial data inputs (DSA and DSB), eight parallel data outputs (Q0 to Q7). Data is entered serially through DSA or DSB and either input can be used as an active HIGH enable for data entry through the other input. Data is shifted on the LOW-to-HIGH transitions of the clock (CP) input. A LOW on the master reset input (MR) clears the register and forces all outputs LOW, independently of other inputs. Inputs include clamp diodes that enable the use of current limiting resistors to interface inputs to voltages in excess of V_{CC} .

This product has been qualified to the Automotive Electronics Council (AEC) standard Q100 (Grade 1) and is suitable for use in automotive applications.

2. Features and benefits

- Automotive product qualification in accordance with AEC-Q100 (Grade 1)
 - Specified from –40 °C to +85 °C and from –40 °C to +125 °C
- Input levels:
 - ◆ For 74HC164-Q100: CMOS level
 - ◆ For 74HCT164-Q100: TTL level
- Gated serial data inputs
- Asynchronous master reset
- Complies with JEDEC standard no. 7A
- ESD protection:
 - MIL-STD-883, method 3015 exceeds 2000 V
 - HBM JESD22-A114F exceeds 2000 V
 - MM JESD22-A115-A exceeds 200 V (C = 200 pF, R = 0 Ω)
- Multiple package options





8-bit serial-in, parallel-out shift register

3. Ordering information


Type number	Package			
	Temperature range	Name	Description	Version
74HC164D-Q100	–40 °C to +125 °C	SO14	plastic small outline package; 14 leads; body	SOT108-1
74HCT164D-Q100			width 3.9 mm	
74HC164PW-Q100	–40 °C to +125 °C	TSSOP14	plastic thin shrink small outline package;	SOT402-1
74HCT164PW-Q100			14 leads; body width 4.4 mm	
74HC164BQ-Q100	–40 °C to +125 °C	DHVQFN14	plastic dual in-line compatible thermal enhanced	SOT762-1
74HCT164BQ-Q100			very thin quad flat package; no leads; 14 terminals; body $2.5 \times 3 \times 0.85$ mm	

4. Functional diagram






8-bit serial-in, parallel-out shift register



5. Pinning information



5.1 Pinning

8-bit serial-in, parallel-out shift register

5.2 Pin description

Table 2.	Pin description	
Symbol	Pin	Description
DSA	1	data input
DSB	2	data input
Q0 to Q7	3, 4, 5, 6, 10, 11, 12, 13	output
GND	7	ground (0 V)
CP	8	clock input (LOW-to-HIGH, edge-triggered)
MR	9	master reset input (active LOW)
V _{CC}	14	positive supply voltage

6. Functional description

Table 3. Function table^[1]

Operating	Input		Output	Output		
modes	MR	СР	DSA	DSB	Q0	Q1 to Q7
Reset (clear)	L	x	x	x	L	L to L
Shift	Н	\uparrow	I	I	L	q0 to q6
	Н	\uparrow	Ι	h	L	q0 to q6
	Н	\uparrow	h	I	L	q0 to q6
	Н	\uparrow	h	h	Н	q0 to q6

[1] H = HIGH voltage level

h = HIGH voltage level one set-up time prior to the LOW-to-HIGH clock transition

L = LOW voltage level

I = LOW voltage level one set-up time prior to the LOW-to-HIGH clock transition

q = lower case letters indicate the state of the referenced input one set-up time prior to the LOW-to-HIGH clock transition

 \uparrow = LOW-to-HIGH clock transition

8-bit serial-in, parallel-out shift register

7. Limiting values

Table 4. Limiting values

In accordance with the Absolute Maximum Rating System (IEC 60134). Voltages are referenced to GND (ground = 0 V).

Symbol	Parameter	Conditions	Min	Max	Unit
V _{CC}	supply voltage		-0.5	+7	V
I _{IK}	input clamping current	$V_{\rm I} < -0.5$ V or $V_{\rm I} > V_{\rm CC}$ + 0.5 V	<u>[1]</u> _	±20	mA
I _{OK}	output clamping current	$V_{\rm O}$ < –0.5 V or $V_{\rm O}$ > $V_{\rm CC}$ + 0.5 V	<u>[1]</u> _	±20	mA
lo	output current	$-0.5 \text{ V} < \text{V}_{\text{O}} < \text{V}_{\text{CC}} + 0.5 \text{ V}$	-	±25	mA
I _{CC}	supply current		-	50	mA
I _{GND}	ground current		-50	-	mA
T _{stg}	storage temperature		-65	+150	°C
P _{tot}	total power dissipation		[2] _	500	mW

[1] The input and output voltage ratings may be exceeded if the input and output current ratings are observed.

[2] For SO14 package: Ptot derates linearly with 8 mW/K above 70 °C.

For TSSOP14 packages: P_{tot} derates linearly with 5.5 mW/K above 60 °C. For DHVQFN14 packages: P_{tot} derates linearly with 4.5 mW/K above 60 °C.

8. Recommended operating conditions

Table 5. Recommended operating conditions

Voltages are referenced to GND (ground = 0 V)

Symbol	Parameter	Conditions	74HC	164-Q10	D	74HC	T164-Q1	00	Unit
			Min	Тур	Max	Min	Тур	Max	
V _{CC}	supply voltage		2.0	5.0	6.0	4.5	5.0	5.5	V
VI	input voltage		0	-	V _{CC}	0	-	V _{CC}	V
Vo	output voltage		0	-	V _{CC}	0	-	V _{CC}	V
T _{amb}	ambient temperature		-40	+25	+125	-40	+25	+125	°C
$\Delta t / \Delta V$	input transition rise and fall rate	$V_{CC} = 2.0 V$	-	-	625	-	-	-	ns/V
		$V_{CC} = 4.5 V$	-	1.67	139	-	1.67	139	ns/V
		$V_{CC} = 6.0 V$	-	-	83	-	-	-	ns/V

8-bit serial-in, parallel-out shift register

9. Static characteristics

Table 6. Static characteristics

At recommended operating conditions; voltages are referenced to GND (ground = 0 V).

Symbol	Parameter	Conditions		25 °C		–40 °C t	o +85 °C	-40 °C te	o +125 °C	Uni
			Min	Тур	Max	Min	Max	Min	Max	1
74HC164	4-Q100						1			
VIH	HIGH-level	$V_{CC} = 2.0 V$	1.5	1.2	-	1.5	-	1.5	-	V
	input voltage	$V_{CC} = 4.5 V$	3.15	2.4	-	3.15	-	3.15	-	V
		V _{CC} = 6.0 V	4.2	3.2	-	4.2	-	4.2	-	V
VIL	LOW-level	V _{CC} = 2.0 V	-	0.8	0.5	-	0.5	-	0.5	V
	input voltage	V _{CC} = 4.5 V	-	2.1	1.35	-	1.35	-	1.35	V
		V _{CC} = 6.0 V	-	2.8	1.8	-	1.8	-	1.8	V
V _{он}	HIGH-level	$V_{I} = V_{IH} \text{ or } V_{IL}$								
	output voltage	$I_{O} = -20 \ \mu A; \ V_{CC} = 2.0 \ V$	1.9	2.0	-	1.9	-	1.9	-	V
		$I_{O} = -20 \ \mu A; \ V_{CC} = 4.5 \ V$	4.4	4.5	-	4.4	-	4.4	-	V
		$I_{O} = -20 \ \mu A; \ V_{CC} = 6.0 \ V$	5.9	6.0	-	5.9	-	5.9	-	V
		$I_{O} = -4.0 \text{ mA}; V_{CC} = 4.5 \text{ V}$	3.98	4.32	-	3.84	-	3.7	-	V
		$I_{O} = -5.2 \text{ mA}; V_{CC} = 6.0 \text{ V}$	5.48	5.81	-	5.34	-	5.2	-	V
V _{OL}	LOW-level	$V_{I} = V_{IH} \text{ or } V_{IL}$								
	output voltage	$I_0 = 20 \ \mu A; V_{CC} = 2.0 \ V$	-	0	0.1	-	0.1	-	0.1	V
		$I_0 = 20 \ \mu A; V_{CC} = 4.5 \ V$	-	0	0.1	-	0.1	-	0.1	V
		$I_0 = 20 \ \mu A; V_{CC} = 6.0 \ V$	-	0	0.1	-	0.1	-	0.1	V
		I_{O} = 4.0 mA; V_{CC} = 4.5 V	-	0.15	0.26	-	0.33	-	0.4	V
		$I_0 = 5.2 \text{ mA}; V_{CC} = 6.0 \text{ V}$	-	0.16	0.26	-	0.33	-	0.4	V
I	input leakage current	$V_I = V_{CC}$ or GND; $V_{CC} = 6.0 V$	-	-	±0.1	-	±1	-	±1	μA
l _{cc}	supply current	$V_I = V_{CC}$ or GND; $I_O = 0$ A; $V_{CC} = 6.0$ V	-	-	8.0	-	80	-	160	μA
Cı	input capacitance		-	3.5	-	-	-	-	-	pF
74HCT1	64-Q100									
V _{IH}	HIGH-level input voltage	V_{CC} = 4.5 V to 5.5 V	2.0	1.6	-	2.0	-	2.0	-	V
V _{IL}	LOW-level input voltage	V_{CC} = 4.5 V to 5.5 V	-	1.2	0.8	-	0.8	-	0.8	V
V _{OH}	HIGH-level	$V_{I} = V_{IH} \text{ or } V_{IL}; V_{CC} = 4.5 \text{ V}$								
	output voltage	I _O = -20 μA	4.4	4.5	-	4.4	-	4.4	-	V
		$I_{O} = -4.0 \text{ mA}$	3.98	4.32	-	3.84	-	3.7	-	V
V _{OL}	LOW-level	$V_{I} = V_{IH}$ or V_{IL} ; $V_{CC} = 4.5 V$								
	output voltage	$I_0 = 20 \ \mu A; V_{CC} = 4.5 \ V$	-	0	0.1	-	0.1	-	0.1	V
		$I_0 = 5.2 \text{ mA}; V_{CC} = 6.0 \text{ V}$	-	0.15	0.26	-	0.33	-	0.4	V
I	input leakage current	$V_{I} = V_{CC} \text{ or GND};$ $V_{CC} = 6.0 \text{ V}$	-	-	±0.1	-	±1	-	±1	μA

8-bit serial-in, parallel-out shift register

Table 6. Static characteristics ...continued

At recommended operating conditions; voltages are referenced to GND (ground = 0 V).

Symbol Parameter		Conditions		25 °C		–40 °C t	o +85 °C	–40 °C to	• +125 °C	Unit
			Min	Тур	Max	Min	Max	Min	Max	
I _{CC}	supply current		-	-	8	-	80	-	160	μA
ΔI _{CC}	additional supply current	per input pin; $V_I = V_{CC} - 2.1 \text{ V}; I_O = 0 \text{ A};$ other inputs at V_{CC} or GND; $V_{CC} = 4.5 \text{ V}$ to 5.5 V	-	100	360	-	450	-	490	μΑ
CI	input capacitance		-	3.5	-	-	-	-	-	pF

10. Dynamic characteristics

Table 7. Dynamic characteristics

GND = 0 V; $t_r = t_f = 6$ ns; $C_L = 50$ pF; test circuit, see <u>Figure 10</u>; unless otherwise specified

-Q100			25 °C							Unit
-Q100			Min	Тур	Max	Min	Max	Min	Max	
propagation	CP to Qn; see Figure 7	[1]								
delay	$V_{CC} = 2.0 V$		-	41	170	-	215	-	255	ns
	$V_{CC} = 4.5 V$		-	15	34	-	43	-	51	ns
	$V_{CC} = 5.0 \text{ V}; \text{ C}_{L} = 15 \text{ pF}$		-	12	-	-	-	-	-	ns
	$V_{CC} = 6.0 V$		-	12	29	-	37	-	43	ns
HIGH to LOW	MR to Qn; see Figure 8									
	$V_{CC} = 2.0 V$		-	39	140	-	175	-	210	ns
uciay	$V_{CC} = 4.5 V$		-	14	28	-	35	-	42	ns
	$V_{CC} = 5.0 \text{ V}; \text{ C}_{L} = 15 \text{ pF}$		-	11	-	-	-	-	-	ns
	$V_{CC} = 6.0 V$		-	11	24	-	30	-	36	ns
transition time	see Figure 7	[2]								
	$V_{CC} = 2.0 V$		-	19	75	-	95	-	110	ns
	$V_{CC} = 4.5 V$		-	7	15	-	19	-	22	ns
	$V_{CC} = 6.0 V$		-	6	13	-	16	-	19	ns
pulse width	CP HIGH or LOW; see <u>Figure 7</u>									
	$V_{CC} = 2.0 V$		80	14	-	100	-	120	-	ns
	$V_{CC} = 4.5 V$		16	5	-	20	-	24	-	ns
	$V_{CC} = 6.0 V$		14	4	-	17	-	20	-	ns
	MR LOW; see Figure 8									
	$V_{CC} = 2.0 V$		60	17	-	75	-	90	-	ns
	$V_{CC} = 4.5 V$		12	6	-	15	-	18	-	ns
	$V_{CC} = 6.0 V$		10	5	-	13	-	15	-	ns
	delay HIGH to LOW propagation delay transition time	$\label{eq:constraint} \begin{tabular}{ c c c } \hline & V_{CC} = 2.0 \ V \\ \hline & V_{CC} = 4.5 \ V \\ \hline & V_{CC} = 5.0 \ V; \ C_L = 15 \ pF \\ \hline & V_{CC} = 6.0 \ V \\ \hline \end{tabular} \end{tabular}$	$\begin{array}{c} \mbox{delay} \\ \mbox{delay} \\ \mbox{delay} \\ \mbox{delay} \\ \mbox{l} V_{CC} = 2.0 \ V \\ \mbox{l} V_{CC} = 4.5 \ V \\ \mbox{l} V_{CC} = 6.0 \ V \\ \mbox{l} V_{CC} = 6.0 \ V \\ \mbox{l} V_{CC} = 2.0 \ V \\ \mbox{l} V_{CC} = 2.0 \ V \\ \mbox{l} V_{CC} = 4.5 \ V \\ \mbox{l} V_{CC} = 5.0 \ V; \ C_L = 15 \ pF \\ \mbox{l} V_{CC} = 6.0 \ V \\ \mbox{l} V_{CC} = 6.0 \ V \\ \mbox{l} V_{CC} = 6.0 \ V \\ \mbox{l} V_{CC} = 4.5 \ V \\ \mbox{l} V_{CC} = 4.5 \ V \\ \mbox{l} V_{CC} = 6.0 \ V \\ \mbox{l} V_{CC} = 2.0 \ V \\ \mbox{l} V_{CC} = 2.0 \ V \\ \mbox{l} V_{CC} = 4.5 \ V \\ \mbox{l} V_{CC} = 4.5 \ V \\ \mbox{l} V_{CC} = 6.0 \ V \\ \mbox{l} V_{CC} = 4.5 \ V \\ \mbox{l} V_{CC} = 6.0 \ V \\ \mbox{l} V_{CC} = 4.5 \ V \\ \mbox{l} V_{CC} = 6.0 \ V \\ \mbox{l} V_{CC} = 2.0 \ V \\ \mbox{l} V_{CC} = 4.5 \ V \\ \m$			$ \begin{array}{c c c c c c } W_{CC} &= 2.0 \ V & - & 41 & 170 \\ \hline V_{CC} &= 2.0 \ V & - & 15 & 34 \\ \hline V_{CC} &= 5.0 \ V; \ C_L &= 15 \ pF & - & 12 & - \\ \hline V_{CC} &= 6.0 \ V & - & 12 & 29 \\ \hline HIGH to LOW \\ propagation \\ delay & \hline MR to \ Qn; see \ Figure 8 \\ \hline V_{CC} &= 2.0 \ V & - & 39 & 140 \\ \hline V_{CC} &= 2.0 \ V & - & 14 & 28 \\ \hline V_{CC} &= 5.0 \ V; \ C_L &= 15 \ pF & - & 11 & - \\ \hline V_{CC} &= 6.0 \ V & - & 14 & 28 \\ \hline V_{CC} &= 6.0 \ V & - & 11 & 24 \\ \hline transition time & see \ Figure 7 & \ V_{CC} &= 6.0 \ V & - & 19 & 75 \\ \hline V_{CC} &= 4.5 \ V & - & 7 & 15 \\ \hline V_{CC} &= 6.0 \ V & - & 6 & 13 \\ \hline pulse width & \ CP \ HIGH \ old \ LOW; \\ see \ Figure 7 & \ V_{CC} &= 4.5 \ V & 16 & 5 & - \\ \hline V_{CC} &= 6.0 \ V & 14 & 4 & - \\ \hline MR \ LOW; \ see \ Figure 8 \\ \hline V_{CC} &= 2.0 \ V & 60 & 17 & - \\ \hline V_{CC} &= 4.5 \ V & 12 & 6 & - \\ \hline \end{array}$	$ \begin{array}{c c c c c c c c c c c c c c c c c c c $	$ \begin{array}{c c c c c c c c c c c c c c c c c c c $	$ \begin{array}{c c c c c c c c c c c c c c c c c c c $	$ \begin{array}{c c c c c c c c c c c c c c c c c c c $

74HC_HCT164_Q100
Product data sheet

8-bit serial-in, parallel-out shift register

Symbol	Parameter	Conditions		25 °C		–40 °C t	o +85 °C	–40 °C to	o +125 ℃	Uni
			Min	Тур	Max	Min	Max	Min	Max	
rec	recovery time	MR to CP; see Figure 8								
		V _{CC} = 2.0 V	60	17	-	75	-	90	-	ns
		V _{CC} = 4.5 V	12	6	-	15	-	18	-	ns
		$V_{CC} = 6.0 V$	10	5	-	13	-	15	-	ns
su	set-up time	DSA, and DSB to CP; see Figure 9								
		V _{CC} = 2.0 V	60	8	-	75	-	90	-	ns
		V _{CC} = 4.5 V	12	3	-	15	-	18	-	ns
		$V_{CC} = 6.0 V$	10	2	-	13	-	15	-	ns
ĥ	hold time	DSA, and DSB to CP; see Figure 9								
		V _{CC} = 2.0 V	+4	-6	-	4	-	4	-	ns
		V _{CC} = 4.5 V	+4	-2	-	4	-	4	-	ns
		$V_{CC} = 6.0 V$	+4	-2	-	4	-	4	-	ns
max	maximum	for Cp, see Figure 7								
	frequency	V _{CC} = 2.0 V	6	23	-	5	-	4	-	MH
		V _{CC} = 4.5 V	30	71	-	24	-	20	-	MH
		V _{CC} = 5.0 V; C _L = 15 pF	-	78	-	-	-	-	-	MH
		V _{CC} = 6.0 V	35	85	-	28	-	24	-	MH
C _{PD}	power dissipation capacitance	per package; V _I = GND to V _{CC}	[<u>3]</u> _	40	-	-	-	-	-	pF
74HCT10	64-Q100									
pd	propagation	CP to Qn; see Figure 7	[1]							
	delay	$V_{CC} = 4.5 V$	-	17	36	-	45	-	54	ns
		$V_{CC} = 5.0 \text{ V}; \text{ C}_{L} = 15 \text{ pF}$	-	14	-	-	-	-	-	ns
PHL	HIGH to LOW	MR to Qn; see Figure 8								
	propagation	V _{CC} = 4.5 V	-	19	38	-	48	-	57	ns
	delay	V _{CC} = 5.0 V; C _L = 15 pF	-	16	-	-	-	-	-	ns
ť	transition time	see Figure 7	[2]							
		V _{CC} = 4.5 V	-	7	15	-	19	-	22	ns
W	pulse width	CP HIGH or LOW; see <u>Figure 7</u>								
		V _{CC} = 4.5 V	18	7	-	23	-	27	-	ns
		MR LOW; see Figure 8								
		V _{CC} = 4.5 V	18	10	-	23	-	27	-	ns
rec	recovery time	MR to CP; see Figure 8								
		V _{CC} = 4.5 V	16	7	-	20	-	24	-	ns
su	set-up time	DSA, and DSB to CP; see <u>Figure 9</u>								
		V _{CC} = 4.5 V	12	6	-	15	_	18	_	ns

Table 7. Dynamic characteristics ...continued CND 0.144 4 6 rost C 50 r Er tost circuit a

Figure 10, unloss otherwise energiad EO nEi ta oct oir

Product data sheet

8-bit serial-in, parallel-out shift register

Symbol Parameter		Conditions		25 °C			–40 °C t	o +85 °C	–40 °C to	o +125 ℃	Unit
			Mi	n Ty	γp	Max	Min	Max	Min	Max	
t _h	hold time	DSA, and DSB to CP; see <u>Figure 9</u>									
		$V_{CC} = 4.5 V$	+4	↓ _	2	-	4	-	4	-	ns
f _{max}	maximum	for Cp, see Figure 7									
	frequency	$V_{CC} = 4.5 V$	27	7 5	5	-	22	-	18	-	MHz
		$V_{CC} = 5.0 \text{ V}; \text{ C}_{L} = 15 \text{ pF}$	-	6	1	-	-	-	-	-	MHz
C _{PD}	power dissipation capacitance	per package; V _I = GND to V _{CC} – 1.5 V	<u>[3]</u> _	4	0	-	-	-	-	-	pF

Table 7. Dynamic characteristics ...continued

GND = 0 V; $t_r = t_f = 6$ ns; $C_L = 50$ pF; test circuit, see Figure 10; unless otherwise specified

 $\label{eq:tpd} [1] \quad t_{pd} \text{ is the same as } t_{PHL} \text{ and } t_{PLH}.$

$\label{eq:ttilde} [2] \quad t_t \text{ is the same as } t_{THL} \text{ and } t_{TLH}.$

[3] C_{PD} is used to determine the dynamic power dissipation (P_D in μW):

 $P_{D} = C_{PD} \times V_{CC}^{2} \times f_{i} \times N + \sum (C_{L} \times V_{CC}^{2} \times f_{o}) \text{ where:}$

 f_i = input frequency in MHz;


 $f_o = output frequency in MHz;$

 C_L = output load capacitance in pF;

 V_{CC} = supply voltage in V;

N = number of inputs switching;

 $\sum (C_L \times V_{CC}^2 \times f_o)$ = sum of outputs.



 V_{OL} and V_{OH} are typical voltage output levels that occur with the output load.

Fig 7. Waveforms showing the clock (CP) to output (Qn) propagation delays, the clock pulse width, the output transition times and the maximum clock frequency


Table 6. Weasurer	nent points							
Туре	Input	Output	Output					
	V _M	V _M	V _X	V _Y				
74HC164-Q100	0.5V _{CC}	0.5V _{CC}	0.1V _{CC}	0.9V _{CC}				
74HCT164-Q100	1.3 V	1.3 V	0.1V _{CC}	0.9V _{CC}				

Table 8.Measurement points

NXP Semiconductors


74HC164-Q100; 74HCT164-Q100

8-bit serial-in, parallel-out shift register



V_{OL} and V_{OH} are typical voltage output levels that occur with the output load.





NXP Semiconductors

74HC164-Q100; 74HCT164-Q100

8-bit serial-in, parallel-out shift register




Table 9. Test data

Туре	Input		Load	Test
	VI	t _r , t _f	CL	
74HC164-Q100	V _{CC}	6.0 ns	15 pF, 50 pF	t _{PLH} , t _{PHL}
74HCT164-Q100	3.0 V	6.0 ns	15 pF, 50 pF	t _{PLH} , t _{PHL}

8-bit serial-in, parallel-out shift register

11. Package outline




Fig 11. Package outline SOT108-1 (SO14)

All information provided in this document is subject to legal disclaimers.

8-bit serial-in, parallel-out shift register





Fig 12. Package outline SOT402-1 (TSSOP14)

All information provided in this document is subject to legal disclaimers.

8-bit serial-in, parallel-out shift register



DHVQFN14: plastic dual in-line compatible thermal enhanced very thin quad flat package; no leads; 14 terminals; body 2.5 x 3 x 0.85 mm SOT762-1

Fig 13. Package outline SOT762-1 (DHVQFN14)

All information provided in this document is subject to legal disclaimers.

8-bit serial-in, parallel-out shift register

12. Abbreviations

AcronymDescriptionCMOSComplementary Metal-Oxide SemiconductorDUTDevice Under TestESDElectroStatic DischargeHBMHuman Body ModelMILMilitaryMMMachine ModelTTLTransistor-Transistor Logic	Table 10.	Abbreviations		
DUTDevice Under TestESDElectroStatic DischargeHBMHuman Body ModelMILMilitaryMMMachine Model	Acronym	Description		
ESDElectroStatic DischargeHBMHuman Body ModelMILMilitaryMMMachine Model	CMOS	Complementary Metal-Oxide Semiconductor		
HBM Human Body Model MIL Military MM Machine Model	DUT	Device Under Test		
MIL Military MM Machine Model	ESD	ElectroStatic Discharge		
MM Machine Model	HBM	Human Body Model		
	MIL	Military		
TTL Transistor-Transistor Logic	MM	Machine Model		
-	TTL	Transistor-Transistor Logic		

13. Revision history

Table 11. Revision history	Revision history						
Document ID	Release date	Data sheet status	Change notice	Supersedes			
74HC_HCT164_Q100 v.1	20130816	Product data sheet	-	-			

8-bit serial-in, parallel-out shift register

14. Legal information

14.1 Data sheet status

Document status[1][2]	Product status ^[3]	Definition
Objective [short] data sheet	Development	This document contains data from the objective specification for product development.
Preliminary [short] data sheet	Qualification	This document contains data from the preliminary specification.
Product [short] data sheet	Production	This document contains the product specification.

[1] Please consult the most recently issued document before initiating or completing a design.

[2] The term 'short data sheet' is explained in section "Definitions".

[3] The product status of device(s) described in this document may have changed since this document was published and may differ in case of multiple devices. The latest product status information is available on the Internet at URL http://www.nxp.com.

14.2 Definitions

Draft — The document is a draft version only. The content is still under internal review and subject to formal approval, which may result in modifications or additions. NXP Semiconductors does not give any representations or warranties as to the accuracy or completeness of information included herein and shall have no liability for the consequences of use of such information.

Short data sheet — A short data sheet is an extract from a full data sheet with the same product type number(s) and title. A short data sheet is intended for quick reference only and should not be relied upon to contain detailed and full information. For detailed and full information see the relevant full data sheet, which is available on request via the local NXP Semiconductors sales office. In case of any inconsistency or conflict with the short data sheet, the full data sheet shall prevail.

Product specification — The information and data provided in a Product data sheet shall define the specification of the product as agreed between NXP Semiconductors and its customer, unless NXP Semiconductors and customer have explicitly agreed otherwise in writing. In no event however, shall an agreement be valid in which the NXP Semiconductors product is deemed to offer functions and qualities beyond those described in the Product data sheet.

14.3 Disclaimers

Limited warranty and liability — Information in this document is believed to be accurate and reliable. However, NXP Semiconductors does not give any representations or warranties, expressed or implied, as to the accuracy or completeness of such information and shall have no liability for the consequences of use of such information. NXP Semiconductors takes no responsibility for the content in this document if provided by an information source outside of NXP Semiconductors.

In no event shall NXP Semiconductors be liable for any indirect, incidental, punitive, special or consequential damages (including - without limitation - lost profits, lost savings, business interruption, costs related to the removal or replacement of any products or rework charges) whether or not such damages are based on tort (including negligence), warranty, breach of contract or any other legal theory.

Notwithstanding any damages that customer might incur for any reason whatsoever, NXP Semiconductors' aggregate and cumulative liability towards customer for the products described herein shall be limited in accordance with the *Terms and conditions of commercial sale* of NXP Semiconductors.

Right to make changes — NXP Semiconductors reserves the right to make changes to information published in this document, including without limitation specifications and product descriptions, at any time and without notice. This document supersedes and replaces all information supplied prior to the publication hereof.

Suitability for use in automotive applications - This NXP

Semiconductors product has been qualified for use in automotive applications. Unless otherwise agreed in writing, the product is not designed, authorized or warranted to be suitable for use in life support, life-critical or safety-critical systems or equipment, nor in applications where failure or malfunction of an NXP Semiconductors product can reasonably be expected to result in personal injury, death or severe property or environmental damage. NXP Semiconductors and its suppliers accept no liability for inclusion and/or use of NXP Semiconductors products in such equipment or applications and therefore such inclusion and/or use is at the customer's own risk.

Applications — Applications that are described herein for any of these products are for illustrative purposes only. NXP Semiconductors makes no representation or warranty that such applications will be suitable for the specified use without further testing or modification.

Customers are responsible for the design and operation of their applications and products using NXP Semiconductors products, and NXP Semiconductors accepts no liability for any assistance with applications or customer product design. It is customer's sole responsibility to determine whether the NXP Semiconductors product is suitable and fit for the customer's applications and products planned, as well as for the planned application and use of customer's third party customer(s). Customers should provide appropriate design and operating safeguards to minimize the risks associated with their applications and products.

NXP Semiconductors does not accept any liability related to any default, damage, costs or problem which is based on any weakness or default in the customer's applications or products, or the application or use by customer's third party customer(s). Customer is responsible for doing all necessary testing for the customer's applications and products using NXP Semiconductors products in order to avoid a default of the applications and the products or of the application or use by customer's third party customer(s). NXP does not accept any liability in this respect.

Limiting values — Stress above one or more limiting values (as defined in the Absolute Maximum Ratings System of IEC 60134) will cause permanent damage to the device. Limiting values are stress ratings only and (proper) operation of the device at these or any other conditions above those given in the Recommended operating conditions section (if present) or the Characteristics sections of this document is not warranted. Constant or repeated exposure to limiting values will permanently and irreversibly affect the quality and reliability of the device.

Terms and conditions of commercial sale — NXP Semiconductors products are sold subject to the general terms and conditions of commercial sale, as published at http://www.nxp.com/profile/terms, unless otherwise agreed in a valid written individual agreement. In case an individual agreement is concluded only the terms and conditions of the respective agreement shall apply. NXP Semiconductors hereby expressly objects to applying the customer's general terms and conditions with regard to the purchase of NXP Semiconductors products by customer.

8-bit serial-in, parallel-out shift register

No offer to sell or license — Nothing in this document may be interpreted or construed as an offer to sell products that is open for acceptance or the grant, conveyance or implication of any license under any copyrights, patents or other industrial or intellectual property rights.

Export control — This document as well as the item(s) described herein may be subject to export control regulations. Export might require a prior authorization from competent authorities.

Translations — A non-English (translated) version of a document is for reference only. The English version shall prevail in case of any discrepancy between the translated and English versions.

14.4 Trademarks

Notice: All referenced brands, product names, service names and trademarks are the property of their respective owners.

15. Contact information

For more information, please visit: <u>http://www.nxp.com</u>

For sales office addresses, please send an email to: salesaddresses@nxp.com

8-bit serial-in, parallel-out shift register

16. Contents

1	General description 1
2	Features and benefits 1
3	Ordering information 2
4	Functional diagram 2
5	Pinning information 3
5.1 5.2	Pinning
6	Functional description 4
7	Limiting values
8	Recommended operating conditions
9	Static characteristics
10	Dynamic characteristics 7
11	Package outline 12
12	Abbreviations 15
13	Revision history 15
14	Legal information
14.1	Data sheet status 16
14.2	Definitions
14.3	Disclaimers
14.4	Trademarks 17
15	Contact information 17
16	Contents 18

Please be aware that important notices concerning this document and the product(s) described herein, have been included in section 'Legal information'.

© NXP B.V. 2013.

All rights reserved.

For more information, please visit: http://www.nxp.com For sales office addresses, please send an email to: salesaddresses@nxp.com

Date of release: 16 August 2013 Document identifier: 74HC_HCT164_Q100