# 74HC245-Q100; 74HCT245-Q100

Octal bus tranceiver; 3-state

Rev. 1 — 22 July 2013

**Product data sheet** 

### 1. **General description**

The 74HC245-Q100; 74HCT245-Q100 is an 8-bit transceiver with 3-state outputs. The device features an output enable (OE) and send/receive (DIR) for direction control. A HIGH on OE causes the outputs to assume a high-impedance OFF-state. Inputs include clamp diodes that enable the use of current limiting resistors to interface inputs to voltages in excess of V<sub>CC</sub>.

This product has been qualified to the Automotive Electronics Council (AEC) standard Q100 (Grade 1) and is suitable for use in automotive applications.

### **Features and benefits** 2.

- Automotive product qualification in accordance with AEC-Q100 (Grade 1)
  - ◆ Specified from -40 °C to +85 °C and from -40 °C to +125 °C
- Octal bidirectional bus interface
- Non-inverting 3-state outputs
- Multiple package options
- Complies with JEDEC standard no. 7A
- ESD protection:
  - MIL-STD-883, method 3015 exceeds 2000 V
  - ◆ HBM JESD22-A114F exceeds 2000 V
  - MM JESD22-A115-A exceeds 200 V (C = 200 pF, R = 0 Ω)


### **Ordering information** 3.

Table 1. **Ordering information** 

Type number	Package							
	Temperature range	Name	Description	Version				
74HC245D-Q100	–40 °C to +125 °C	SO20	plastic small outline package; 20 leads;	SOT163-1				
74HCT245D-Q100			body width 7.5 mm					
74HC245PW-Q100	–40 °C to +125 °C	TSSOP20	plastic thin shrink small outline package; 20 leads;	SOT360-1				
74HCT245PW-Q100			body width 4.4 mm					
74HC245BQ-Q100	–40 °C to +125 °C	DHVQFN20	plastic dual-in-line compatible thermal enhanced	SOT764-1				
74HCT245BQ-Q100	_		very thin quad flat package no leads; 20 terminals; body 2.5 $\times$ 4.5 $\times$ 0.85 mm					




## 4. Functional diagram



## 5. Pinning information

### 5.1 Pinning



### 5.2 Pin description

Table 2. Pin description

Symbol	Pin	Description
DIR	1	direction control
A0, A1, A2, A3, A4, A5, A6, A7	2, 3, 4, 5, 6, 7, 8, 9	data input/output
GND	10	ground (0 V)
B0, B1, B2, B3, B4, B5, B6, B7	18, 17, 16, 15, 14, 13, 12, 11	data input/output
ŌE	19	output enable input (active LOW)
V <sub>CC</sub>	20	supply voltage

## 6. Functional description

Table 3. Function table[1]

Input		Input/output		
OE	DIR	An	Bn	
L	L	A = B	input	
L	Н	input	B = A	
Н	X	Z	Z	

<sup>[1]</sup> H = HIGH voltage level; L = LOW voltage level; X = don't care; Z = high-impedance OFF-state.

## 7. Limiting values

Table 4. Limiting values

In accordance with the Absolute Maximum Rating System (IEC 60134). Voltages are referenced to GND (ground = 0 V).

Symbol	Parameter	Conditions	Min	Max	Unit
$V_{CC}$	supply voltage		-0.5	+7	V
I <sub>IK</sub>	input clamping current	$V_I < -0.5 \text{ V or } V_I > V_{CC} + 0.5 \text{ V}$	-	±20	mA
I <sub>OK</sub>	output clamping current	$V_{O}$ < $-0.5$ V or $V_{O}$ > $V_{CC}$ + $0.5$ V	-	±20	mA
Io	output current	$V_O = -0.5 \text{ V}$ to $V_{CC} + 0.5 \text{ V}$	-	±35	mA
I <sub>CC</sub>	supply current		-	+70	mA
I <sub>GND</sub>	ground current		-70	-	mA
T <sub>stg</sub>	storage temperature		-65	+150	°C
P <sub>tot</sub>	total power dissipation	SO20, TSSOP20 and DHVQFN20 packages	<u>[1]</u> -	500	mW

<sup>[1]</sup> For SO20 package: above 70 °C, P<sub>tot</sub> derates linearly with 8 mW/K. For TSSOP20 package: above 60 °C, P<sub>tot</sub> derates linearly with 5.5 mW/K. For DHVQFN20 package: above 60 °C, P<sub>tot</sub> derates linearly with 4.5 mW/K.

## 8. Recommended operating conditions

Table 5. Recommended operating conditions

Voltages are referenced to GND (ground = 0 V)

Symbol	pol Parameter Conditions		74HC245-Q100		74HCT245-Q100			Unit	
			Min	Тур	Max	Min	Тур	Max	
$V_{CC}$	supply voltage		2.0	5.0	6.0	4.5	5.0	5.5	V
$V_{I}$	input voltage		0	-	$V_{CC}$	0	-	$V_{CC}$	V
$V_{O}$	output voltage		0	-	$V_{CC}$	0	-	$V_{CC}$	V
T <sub>amb</sub>	ambient temperature		-40	+25	+125	-40	+25	+125	°C
$\Delta t/\Delta V$	input transition rise and fall rate	$V_{CC} = 2.0 \text{ V}$	-	-	625	-	-	-	ns/V
		V <sub>CC</sub> = 4.5 V	-	1.67	139	-	1.67	139	ns/V
		$V_{CC} = 6.0 \text{ V}$	-	-	83	-	-	-	ns/V

## 9. Static characteristics

Table 6. Static characteristics type 74HC245-Q100

Symbol	Parameter	Conditions	Min	Тур	Max	Unit
$T_{amb} = 2$	5 °C					
$V_{IH}$	HIGH-level input voltage	$V_{CC} = 2.0 \text{ V}$	1.5	1.2	-	V
		$V_{CC} = 4.5 \text{ V}$	3.15	2.4	-	V
		$V_{CC} = 6.0 \text{ V}$	4.2	3.2	-	V
$V_{IL}$	LOW-level input voltage	$V_{CC} = 2.0 \text{ V}$	-	8.0	0.5	V
		V <sub>CC</sub> = 4.5 V	-	2.1	1.35	V
		$V_{CC} = 6.0 \text{ V}$	-	2.8	1.8	V
V <sub>OH</sub>	HIGH-level output voltage	$V_I = V_{IH}$ or $V_{IL}$				
		$I_{O} = -20 \mu A; V_{CC} = 2.0 V$	1.9	2.0	-	V
		$I_O = -20 \mu A; V_{CC} = 4.5 V$	4.4	4.5	-	V
		$I_{O} = -20 \mu A$ ; $V_{CC} = 6.0 \text{ V}$	5.9	6.0	-	V
		$I_{O} = -6.0 \text{ mA}; V_{CC} = 4.5 \text{ V}$	3.98	4.32	-	V
		$I_{O} = -7.8 \text{ mA}; V_{CC} = 6.0 \text{ V}$	5.48	5.81	-	V
V <sub>OL</sub>	LOW-level output voltage	$V_I = V_{IH}$ or $V_{IL}$				
		$I_O = 20 \mu A; V_{CC} = 2.0 V$	-	0	0.1	V
		$I_O = 20 \mu A; V_{CC} = 4.5 V$	-	0	0.1	V
		$I_O = 20 \mu A; V_{CC} = 6.0 V$	-	0	0.1	V
		$I_O = 6.0 \text{ mA}; V_{CC} = 4.5 \text{ V}$	-	0.15	0.26	V
		$I_{O} = 7.8 \text{ mA}; V_{CC} = 6.0 \text{ V}$	-	0.16	0.26	V
l <sub>I</sub>	input leakage current	$V_I = V_{CC}$ or GND; $V_{CC} = 6.0 \text{ V}$	-	-	±0.1	μΑ
loz	OFF-state output current	$V_I = V_{IH}$ or $V_{IL}$ ; $V_O = V_{CC}$ or GND; $V_{CC} = 6.0 \text{ V}$	-	-	±0.5	μΑ
CC	supply current	$V_I = V_{CC}$ or GND; $I_O = 0$ A; $V_{CC} = 6.0 \text{ V}$	-	-	8.0	μΑ
Cı	input capacitance		-	3.5	-	pF
C <sub>I/O</sub>	input/output capacitance		-	10	-	pF
Γ <sub>amb</sub> = –	40 °C to +85 °C					
V <sub>IH</sub>	HIGH-level input voltage	V <sub>CC</sub> = 2.0 V	1.5	-	-	V
		$V_{CC} = 4.5 \text{ V}$	3.15	-	-	V
		V <sub>CC</sub> = 6.0 V	4.2	-	-	V
V <sub>IL</sub>	LOW-level input voltage	V <sub>CC</sub> = 2.0 V	-	-	0.5	V
		V <sub>CC</sub> = 4.5 V	-	-	1.35	V
		V <sub>CC</sub> = 6.0 V	-	-	1.8	V
V <sub>ОН</sub>	HIGH-level output voltage	$V_I = V_{IH}$ or $V_{IL}$				
		$I_{O} = -20 \mu A; V_{CC} = 2.0 V$	1.9	-	-	V
		$I_{O} = -20 \mu A; V_{CC} = 4.5 V$	4.4	-	-	V
		$I_{O} = -20 \mu A; V_{CC} = 6.0 V$	5.9	-	-	V
		$I_{O} = -6.0 \text{ mA}$ ; $V_{CC} = 4.5 \text{ V}$	3.84	-	-	V
		$I_{O} = -7.8 \text{ mA}; V_{CC} = 6.0 \text{ V}$	5.34	-	-	V
4HC_HCT245_	_Q100	All information provided in this document is subject to legal disclaimers.		© N	XP B.V. 2013. A	II rights rese
Product d	lata sheet	Rev. 1 — 22 July 2013				5 of

 Table 6.
 Static characteristics type 74HC245-Q100 ...continued

Symbol	Parameter	Conditions	Min	Тур	Max	Unit
$V_{OL}$	LOW-level output voltage	$V_I = V_{IH}$ or $V_{IL}$				
		$I_O = 20 \mu A; V_{CC} = 2.0 V$	-	-	0.1	V
		$I_O = 20 \mu A; V_{CC} = 4.5 V$	-	-	0.1	V
		$I_O = 20 \mu A; V_{CC} = 6.0 V$	-	-	0.1	V
		$I_O = 6.0 \text{ mA}; V_{CC} = 4.5 \text{ V}$	-	-	0.33	V
		$I_O = 7.8 \text{ mA}; V_{CC} = 6.0 \text{ V}$	-	-	0.33	V
I <sub>I</sub>	input leakage current	$V_I = V_{CC}$ or GND; $V_{CC} = 6.0 \text{ V}$	-	-	±1.0	μΑ
l <sub>OZ</sub>	OFF-state output current	$V_I = V_{IH}$ or $V_{IL}$ ; $V_O = V_{CC}$ or GND; $V_{CC} = 6.0 \text{ V}$	-	-	±5.0	μΑ
I <sub>CC</sub>	supply current	$V_I = V_{CC}$ or GND; $I_O = 0$ A; $V_{CC} = 6.0 \text{ V}$	-	-	80	μΑ
$T_{amb} = -40$	) °C to +125 °C					
V <sub>IH</sub>	HIGH-level input voltage	V <sub>CC</sub> = 2.0 V	1.5	-	-	V
		V <sub>CC</sub> = 4.5 V	3.15	-	-	V
		V <sub>CC</sub> = 6.0 V	4.2	-	-	V
$V_{IL}$	LOW-level input voltage	V <sub>CC</sub> = 2.0 V	-	-	0.5	V
		V <sub>CC</sub> = 4.5 V	-	-	1.35	V
		V <sub>CC</sub> = 6.0 V	-	-	1.8	V
V <sub>OH</sub>	HIGH-level output voltage	$V_I = V_{IH}$ or $V_{IL}$		-		
		$I_O = -20 \mu A$ ; $V_{CC} = 2.0 \text{ V}$	1.9	-	-	V
		$I_O = -20 \mu A$ ; $V_{CC} = 4.5 \text{ V}$	4.4	-	-	V
		$I_O = -20 \mu A$ ; $V_{CC} = 6.0 \text{ V}$	5.9	-	-	V
		$I_{O} = -6.0 \text{ mA}; V_{CC} = 4.5 \text{ V}$	3.7	-	-	V
		$I_{O} = -7.8 \text{ mA}; V_{CC} = 6.0 \text{ V}$	5.2	-	-	V
$V_{OL}$	LOW-level output voltage	$V_I = V_{IH}$ or $V_{IL}$		-		
		$I_O = 20 \mu A; V_{CC} = 2.0 V$	-	-	0.1	V
		$I_O = 20 \mu A; V_{CC} = 4.5 V$	-	-	0.1	V
		$I_O = 20 \mu A; V_{CC} = 6.0 V$	-	-	0.1	V
		$I_O = 6.0 \text{ mA}; V_{CC} = 4.5 \text{ V}$	-	-	0.4	V
		$I_O = 7.8 \text{ mA}; V_{CC} = 6.0 \text{ V}$	-	-	0.4	V
I <sub>I</sub>	input leakage current	$V_I = V_{CC}$ or GND; $V_{CC} = 6.0 \text{ V}$	-	-	±1.0	μΑ
l <sub>OZ</sub>	OFF-state output current	$V_{I}$ = $V_{IH}$ or $V_{IL}$ ; $V_{O}$ = $V_{CC}$ or GND; $V_{CC}$ = 6.0 $V$	-	-	±10.0	μΑ
I <sub>CC</sub>	supply current	$V_I = V_{CC}$ or GND; $I_O = 0$ A; $V_{CC} = 6.0 \text{ V}$	-	-	160	μΑ

Table 7. Static characteristics type 74HCT245-Q100

Symbol	Parameter	Conditions	Min	Тур	Max	Unit
T <sub>amb</sub> = 25	°C					
$V_{IH}$	HIGH-level input voltage	$V_{CC} = 4.5 \text{ V to } 5.5 \text{ V}$	2.0	1.6	-	V
$V_{IL}$	LOW-level input voltage	$V_{CC} = 4.5 \text{ V to } 5.5 \text{ V}$	-	1.2	0.8	V
V <sub>OH</sub>	HIGH-level output voltage	$V_I = V_{IH}$ or $V_{IL}$ ; $V_{CC} = 4.5 \text{ V}$				
		$I_{O} = -20 \mu A$	4.4	4.5	-	V
		$I_O = -6 \text{ mA}$	3.98	4.32	-	V
$V_{OL}$	LOW-level output voltage	$V_I = V_{IH}$ or $V_{IL}$ ; $V_{CC} = 4.5 \text{ V}$				
		I <sub>O</sub> = 20 μA	-	0	0.1	V
		$I_{O} = 6.0 \text{ mA}$	-	0.15	0.26	V
l <sub>l</sub>	input leakage current	$V_I = V_{CC}$ or GND; $V_{CC} = 5.5 \text{ V}$	-	-	±0.1	μΑ
l <sub>OZ</sub>	OFF-state output current	$V_I = V_{IH}$ or $V_{IL}$ ; $V_{CC} = 5.5 \text{ V}$ ; $V_O = V_{CC}$ or GND per input pin; other inputs at $V_{CC}$ or GND; $I_O = 0 \text{ A}$	-	-	±0.5	μΑ
I <sub>CC</sub>	supply current	$V_I = V_{CC}$ or GND; $I_O = 0$ A; $V_{CC} = 5.5 \text{ V}$	-	-	8.0	μА
Δl <sub>CC</sub>	additional supply current	per input pin; $V_I = V_{CC} - 2.1 \text{ V}$ ; other inputs at $V_I = V_{CC}$ or GND; $V_{CC} = 4.5 \text{ V}$ to 5.5 V; $I_O = 0 \text{ A}$				
		An or Bn inputs	-	40	144	μΑ
		OE input	-	150	540	μΑ
		DIR input	-	90	324	μΑ
C <sub>I</sub>	input capacitance		-	3.5	-	pF
C <sub>I/O</sub>	input/output capacitance		-	10	-	pF
$T_{amb} = -4$	0 °C to +85 °C					
$V_{IH}$	HIGH-level input voltage	$V_{CC} = 4.5 \text{ V to } 5.5 \text{ V}$	2.0	-	-	V
$V_{IL}$	LOW-level input voltage	$V_{CC} = 4.5 \text{ V to } 5.5 \text{ V}$	-	-	8.0	V
V <sub>OH</sub>	HIGH-level output voltage	$V_I = V_{IH}$ or $V_{IL}$ ; $V_{CC} = 4.5 \text{ V}$				
		$I_O = -20 \mu A$	4.4	-	-	V
		$I_O = -6 \text{ mA}$	3.84	-	-	V
$V_{OL}$	LOW-level output voltage	$V_I = V_{IH}$ or $V_{IL}$ ; $V_{CC} = 4.5 \text{ V}$				
		I <sub>O</sub> = 20 μA	-	-	0.1	V
		$I_O = 6.0 \text{ mA}$	-	-	0.33	V
l <sub>l</sub>	input leakage current	$V_I = V_{CC}$ or GND; $V_{CC} = 5.5 \text{ V}$	-	-	±1.0	μΑ
l <sub>OZ</sub>	OFF-state output current	$V_I = V_{IH}$ or $V_{IL}$ ; $V_{CC} = 5.5 \text{ V}$ ; $V_O = V_{CC}$ or GND per input pin; other inputs at $V_{CC}$ or GND; $I_O = 0 \text{ A}$	-	-	±5.0	μА
I <sub>CC</sub>	supply current	$V_I = V_{CC}$ or GND; $I_O = 0$ A; $V_{CC} = 5.5 \text{ V}$	-	-	80	μА

Table 7. Static characteristics type 74HCT245-Q100 ...continued

Symbol	Parameter	Conditions	Min	Тур	Max	Unit
Δl <sub>CC</sub>	additional supply current	per input pin; $V_I = V_{CC} - 2.1 \text{ V}$ ; other inputs at $V_I = V_{CC}$ or GND; $V_{CC} = 4.5 \text{ V}$ to 5.5 V; $I_O = 0 \text{ A}$				
		An or Bn inputs	-	-	180	μΑ
		OE input	-	-	675	μΑ
		DIR input	-	-	405	μΑ
T <sub>amb</sub> = -4	0 °C to +125 °C					
$V_{IH}$	HIGH-level input voltage	$V_{CC} = 4.5 \text{ V to } 5.5 \text{ V}$	2.0	-	-	V
$V_{IL}$	LOW-level input voltage	$V_{CC} = 4.5 \text{ V to } 5.5 \text{ V}$	-	-	8.0	V
$V_{OH}$	HIGH-level output voltage	$V_I = V_{IH}$ or $V_{IL}$ ; $V_{CC} = 4.5 \text{ V}$				
		$I_O = -20 \mu A$	4.4	-	-	V
		$I_O = -6 \text{ mA}$	3.7	-	-	V
V <sub>OL</sub>	LOW-level output voltage	$V_I = V_{IH}$ or $V_{IL}$ ; $V_{CC} = 4.5 \text{ V}$				
		I <sub>O</sub> = 20 μA	-	-	0.1	V
		$I_{O} = 6.0 \text{ mA}$	-	-	0.4	V
I <sub>I</sub>	input leakage current	$V_I = V_{CC}$ or GND; $V_{CC} = 5.5 \text{ V}$	-	-	±1.0	μΑ
l <sub>OZ</sub>	OFF-state output current	$V_I = V_{IH}$ or $V_{IL}$ ; $V_{CC} = 5.5$ V; $V_O = V_{CC}$ or GND per input pin; other inputs at $V_{CC}$ or GND; $I_O = 0$ A	-	-	±10	μА
I <sub>CC</sub>	supply current	$V_I = V_{CC}$ or GND; $I_O = 0$ A; $V_{CC} = 5.5 \text{ V}$	-	-	160	μА
Δl <sub>CC</sub>	additional supply current	per input pin; $V_I = V_{CC} - 2.1 \text{ V}$ ; other inputs at $V_I = V_{CC}$ or GND; $V_{CC} = 4.5 \text{ V}$ to 5.5 V; $I_O = 0 \text{ A}$				
		An or Bn inputs	-	-	196	μΑ
		OE input	-	-	735	μА
		DIR input	-	-	441	μА

## 10. Dynamic characteristics

Table 8. Dynamic characteristics type 74HC245-Q100

GND = 0 V; for test circuit, see Figure 7.

Symbol	Parameter	Conditions	Min	Тур	Max	Unit
$T_{amb} = 25$	°C					
t <sub>pd</sub>	propagation delay	An to Bn or Bn to An; see <u>Figure 5</u>	<u>[1]</u>			
		$V_{CC} = 2.0 \text{ V}$	-	25	90	ns
		V <sub>CC</sub> = 4.5 V	-	9	18	ns
		$V_{CC} = 5.0 \text{ V}; C_L = 15 \text{ pF}$	-	7	-	ns
		V <sub>CC</sub> = 6.0 V	-	7	15	ns
en	enable time	OE to An or OE to Bn; see Figure 6	<u>[2]</u>			
		V <sub>CC</sub> = 2.0 V	-	30	150	ns
		V <sub>CC</sub> = 4.5 V	-	11	30	ns
		V <sub>CC</sub> = 6.0 V	-	9	26	ns
dis	disable time	OE to An or OE to Bn; see Figure 6	<u>[3]</u>			
		V <sub>CC</sub> = 2.0 V	-	41	150	ns
		V <sub>CC</sub> = 4.5 V	-	15	30	ns
		$V_{CC} = 6.0 \text{ V}$	-	12	26	ns
t	transition time	An, Bn; see Figure 5	<u>[4]</u>			
		V <sub>CC</sub> = 2.0 V	-	14	60	ns
		V <sub>CC</sub> = 4.5 V	-	5	12	ns
		V <sub>CC</sub> = 6.0 V	-	4	10	ns
C <sub>PD</sub>	power dissipation capacitance	$V_I = GND$ to $V_{CC}$	<u>[5]</u> _	30	-	pF
Γ <sub>amb</sub> = -40	0 °C to +85 °C					
<sup>l</sup> pd	propagation delay	An to Bn or Bn to An; see Figure 5	[1]			
		V <sub>CC</sub> = 2.0 V	-	-	115	ns
		V <sub>CC</sub> = 4.5 V	-	-	23	ns
		V <sub>CC</sub> = 6.0 V	-	-	20	ns
en	enable time	OE to An or OE to Bn; see Figure 6	<u>[2]</u>			
		V <sub>CC</sub> = 2.0 V	-	-	190	ns
		V <sub>CC</sub> = 4.5 V	-	-	38	ns
		V <sub>CC</sub> = 6.0 V	-	-	33	ns
dis	disable time	OE to An or OE to Bn; see Figure 6	[3]			
		V <sub>CC</sub> = 2.0 V	-	-	190	ns
		V <sub>CC</sub> = 4.5 V	-	-	38	ns
		V <sub>CC</sub> = 6.0 V	_	_	33	ns

74HC\_HCT245\_Q100

Table 8. Dynamic characteristics type 74HC245-Q100 ...continued GND = 0 V; for test circuit, see <u>Figure 7</u>.

Symbol	Parameter	Conditions	Min	Тур	Max	Unit
t <sub>t</sub>	transition time	An, Bn; see Figure 5	<u>[4]</u>			
		$V_{CC} = 2.0 \text{ V}$	-	-	75	ns
		$V_{CC} = 4.5 \text{ V}$	-	-	15	ns
		V <sub>CC</sub> = 6.0 V	-	-	13	ns
T <sub>amb</sub> = -40	0 °C to +125 °C					
t <sub>pd</sub>	propagation delay	An to Bn or Bn to An; see Figure 5	[1]			
		$V_{CC} = 2.0 \text{ V}$	-	-	135	ns
		$V_{CC} = 4.5 \text{ V}$	-	-	27	ns
		$V_{CC} = 6.0 \text{ V}$	-	-	23	ns
t <sub>en</sub>	enable time	OE to An or OE to Bn; see Figure 6	<u>[2]</u>			
		$V_{CC} = 2.0 \text{ V}$	-	-	225	ns
		$V_{CC} = 4.5 \text{ V}$	-	-	45	ns
		$V_{CC} = 6.0 \text{ V}$	-	-	38	ns
t <sub>dis</sub>	disable time	OE to An or OE to Bn; see Figure 6	[3]			
		$V_{CC} = 2.0 \text{ V}$	-	-	225	ns
		$V_{CC} = 4.5 \text{ V}$	-	-	45	ns
		$V_{CC} = 6.0 \text{ V}$	-	-	38	ns
t <sub>t</sub>	transition time	An, Bn; see Figure 5	<u>[4]</u>			
		$V_{CC} = 2.0 \text{ V}$	-	-	90	ns
		$V_{CC} = 4.5 \text{ V}$	-	-	18	ns
		V <sub>CC</sub> = 6.0 V	-	-	15	ns

<sup>[1]</sup>  $t_{pd}$  is the same as  $t_{PLH}$  and  $t_{PHL}$ .

[5]  $C_{PD}$  is used to determine the dynamic power dissipation ( $P_D$  in  $\mu W$ ):

$$P_D = C_{PD} \times V_{CC}^2 \times f_i \times N + \sum (C_L \times V_{CC}^2 \times f_o)$$
 where:

 $f_i$  = input frequency in MHz;

f<sub>o</sub> = output frequency in MHz;

C<sub>L</sub> = output load capacitance in pF;

V<sub>CC</sub> = supply voltage in V;

N = number of inputs switching;

 $\sum (C_L \times V_{CC}^2 \times f_o)$  = sum of outputs.

<sup>[2]</sup>  $t_{en}$  is the same as  $t_{PZH}$  and  $t_{PZL}$ .

<sup>[3]</sup>  $t_{dis}$  is the same as  $t_{PLZ}$  and  $t_{PHZ}$ .

<sup>[4]</sup>  $t_t$  is the same as  $t_{THL}$  and  $t_{TLH}$ .

Table 9. Dynamic characteristics type 74HCT245-Q100

GND = 0 V; for test circuit, see Figure 7.

Symbol	Parameter	Conditions	Min	Тур	Max	Unit
T <sub>amb</sub> = 25	5 °C					
t <sub>pd</sub>	propagation delay	An to Bn or Bn to An; see Figure 5	<u>[1]</u>			
		V <sub>CC</sub> = 4.5 V	-	12	22	ns
		$V_{CC} = 5.0 \text{ V}; C_L = 15 \text{ pF}$	-	10	-	ns
t <sub>en</sub>	enable time	$\overline{OE}$ to An or $\overline{OE}$ to Bn; V <sub>CC</sub> = 4.5 V; see Figure 6	[2] _	16	30	ns
t <sub>dis</sub>	disable time	OE to An or OE to Bn; V <sub>CC</sub> = 4.5 V; see Figure 6	[3] -	16	30	ns
t <sub>t</sub>	transition time	An, Bn; V <sub>CC</sub> = 4.5 V; see Figure 5	<u>[4]</u> -	5	12	ns
C <sub>PD</sub>	power dissipation capacitance	$V_I = GND$ to $V_{CC} - 1.5 V$	<u>[5]</u> _	30	-	pF
$T_{amb} = -4$	0 °C to +85 °C					
t <sub>pd</sub>	propagation delay	$V_{CC} = 4.5 \text{ V}$ ; see Figure 5	<u>[1]</u> _	-	28	ns
t <sub>en</sub>	enable time	OE to An or OE to Bn; V <sub>CC</sub> = 4.5 V; see Figure 6	[2] _	-	38	ns
t <sub>dis</sub>	disable time	OE to An or OE to Bn; V <sub>CC</sub> = 4.5 V; see Figure 6	[3] -	-	38	ns
t <sub>t</sub>	transition time	An, Bn; $V_{CC} = 4.5 \text{ V}$ ; see Figure 5	<u>[4]</u> _	-	15	ns
$T_{amb} = -4$	0 °C to +125 °C					
t <sub>pd</sub>	propagation delay	$V_{CC} = 4.5 \text{ V}$ ; see Figure 5	<u>[1]</u> -	-	33	ns
t <sub>en</sub>	enable time	OE to An or OE to Bn; V <sub>CC</sub> = 4.5 V; see Figure 6	[2] -	-	45	ns
t <sub>dis</sub>	disable time	OE to An or OE to Bn; V <sub>CC</sub> = 4.5 V; see Figure 6	[3] -	-	45	ns
t <sub>t</sub>	transition time	An, Bn; V <sub>CC</sub> = 4.5 V; see Figure 5	<u>[4]</u> _	-	18	ns

- [1]  $t_{pd}$  is the same as  $t_{PLH}$  and  $t_{PHL}$ .
- [2]  $t_{en}$  is the same as  $t_{PZH}$  and  $t_{PZL}$ .
- [3]  $t_{dis}$  is the same as  $t_{PLZ}$  and  $t_{PHZ}$ .
- [4]  $t_t$  is the same as  $t_{THL}$  and  $t_{TLH}$ .
- [5]  $C_{PD}$  is used to determine the dynamic power dissipation ( $P_D$  in  $\mu W$ ):

 $P_D = C_{PD} \times V_{CC}^2 \times f_i \times N + \sum (C_L \times V_{CC}^2 \times f_o)$  where:

f<sub>i</sub> = input frequency in MHz;

f<sub>o</sub> = output frequency in MHz;


C<sub>L</sub> = output load capacitance in pF;

 $V_{CC}$  = supply voltage in V;

N = number of inputs switching;

 $\sum (C_L \times V_{CC}^2 \times f_o)$  = sum of outputs.


### 11. Waveforms



Measurement points are given in Table 10.

 $V_{\text{OL}}$  and  $V_{\text{OH}}$  are typical voltage output levels that occur with the output load.

Fig 5. Input (An, Bn) to output (Bn, An) propagation delays and output transition times





 $V_{OL}$  and  $V_{OH}$  are typical voltage output levels that occur with the output load.

Fig 6. 3-state output enable and disable times

Table 10. **Measurement points** 

Туре	Input	Output
	V <sub>M</sub>	V <sub>M</sub>
74HC245-Q100	0.5V <sub>CC</sub>	0.5V <sub>CC</sub>
74HCT245-Q100	1.3 V	1.3 V





Test data is given in Table 11.

Definitions test circuit:

 $R_T$  = Termination resistance should be equal to output impedance  $Z_o$  of the pulse generator.

 $C_L$  = Load capacitance including jig and probe capacitance.

 $R_1$  = Load resistance.

S1 = Test selection switch.

Fig 7. Test circuit for measuring switching times


Table 11. Test data

Туре	Input		Load		S1 position			
	VI	t <sub>r</sub> , t <sub>f</sub>	CL	$R_L$	t <sub>PHL</sub> , t <sub>PLH</sub>	t <sub>PZH</sub> , t <sub>PHZ</sub>	t <sub>PZL</sub> , t <sub>PLZ</sub>	
74HC245-Q100	$V_{CC}$	6 ns	15 pF, 50 pF	1 kΩ	open	GND	$V_{CC}$	
74HCT245-Q100	3 V	6 ns	15 pF, 50 pF	1 kΩ	open	GND	V <sub>CC</sub>	

## 12. Package outline

### SO20: plastic small outline package; 20 leads; body width 7.5 mm

SOT163-1



### Note

1. Plastic or metal protrusions of 0.15 mm (0.006 inch) maximum per side are not included.

OUTLINE		REFER	ENCES	EUROPEAN	ISSUE DATE
VERSION	IEC	JEDEC	JEITA	PROJECTION	ISSUE DATE
SOT163-1	075E04	MS-013			<del>99-12-27</del> 03-02-19


Fig 8. Package outline SOT163-1 (SO20)

74HC\_HCT245\_Q100 All information provided in this document is subject to legal disclaimers.

© NXP B.V. 2013. All rights reserved.

TSSOP20: plastic thin shrink small outline package; 20 leads; body width 4.4 mm

SOT360-1



UNIT	A max.	A <sub>1</sub>	A <sub>2</sub>	A <sub>3</sub>	b <sub>p</sub>	С	D <sup>(1)</sup>	E <sup>(2)</sup>	е	HE	L	Lp	Q	v	w	у	Z <sup>(1)</sup>	θ
mm	1.1	0.15 0.05	0.95 0.80	0.25	0.30 0.19	0.2 0.1	6.6 6.4	4.5 4.3	0.65	6.6 6.2	1	0.75 0.50	0.4 0.3	0.2	0.13	0.1	0.5 0.2	8° 0°

- 1. Plastic or metal protrusions of 0.15 mm maximum per side are not included.
- 2. Plastic interlead protrusions of 0.25 mm maximum per side are not included.

OUTLINE		REFER	ENCES	EUROPEAN	ISSUE DATE	
VERSION	IEC	JEDEC	JEITA	PROJECTION	ISSUE DATE	
SOT360-1		MO-153			<del>-99-12-27</del> 03-02-19	
		•	•			•

Package outline SOT360-1 (TSSOP20) Fig 9.

74HC\_HCT245\_Q100 All information provided in this document is subject to legal disclaimers. © NXP B.V. 2013. All rights reserved.

DHVQFN20: plastic dual in-line compatible thermal enhanced very thin quad flat package; no leads; 20 terminals; body 2.5 x 4.5 x 0.85 mm SOT764-1




Fig 10. Package outline SOT764-1 (DHVQFN20)

74HC\_HCT245\_Q100 All information provided in this document is subject to legal disclaimers.

© NXP B.V. 2013. All rights reserved.

## 13. Abbreviations

### Table 12. Abbreviations

Acronym	Description
DUT	Device Under Test
ESD	ElectroStatic Discharge
HBM	Human Body Model
MM	Machine Model
MIL	Military

## 14. Revision history

### Table 13. Revision history

Document ID	Release date	Data sheet status	Change notice	Supersedes
74HC_HCT245_Q100 v.1	20130722	Product data sheet	-	-

## 15. Legal information

### 15.1 Data sheet status

Document status[1][2]	Product status[3]	Definition
Objective [short] data sheet	Development	This document contains data from the objective specification for product development.
Preliminary [short] data sheet	Qualification	This document contains data from the preliminary specification.
Product [short] data sheet	Production	This document contains the product specification.

- [1] Please consult the most recently issued document before initiating or completing a design.
- [2] The term 'short data sheet' is explained in section "Definitions"
- [3] The product status of device(s) described in this document may have changed since this document was published and may differ in case of multiple devices. The latest product status information is available on the Internet at URL http://www.nxp.com.

### 15.2 Definitions

Draft — The document is a draft version only. The content is still under internal review and subject to formal approval, which may result in modifications or additions. NXP Semiconductors does not give any representations or warranties as to the accuracy or completeness of information included herein and shall have no liability for the consequences of use of such information.

Short data sheet — A short data sheet is an extract from a full data sheet with the same product type number(s) and title. A short data sheet is intended for quick reference only and should not be relied upon to contain detailed and full information. For detailed and full information see the relevant full data sheet, which is available on request via the local NXP Semiconductors sales office. In case of any inconsistency or conflict with the short data sheet, the full data sheet shall prevail.

**Product specification** — The information and data provided in a Product data sheet shall define the specification of the product as agreed between NXP Semiconductors and its customer, unless NXP Semiconductors and customer have explicitly agreed otherwise in writing. In no event however, shall an agreement be valid in which the NXP Semiconductors product is deemed to offer functions and qualities beyond those described in the Product data sheet.

### 15.3 Disclaimers

Limited warranty and liability — Information in this document is believed to be accurate and reliable. However, NXP Semiconductors does not give any representations or warranties, expressed or implied, as to the accuracy or completeness of such information and shall have no liability for the consequences of use of such information. NXP Semiconductors takes no responsibility for the content in this document if provided by an information source outside of NXP Semiconductors.

In no event shall NXP Semiconductors be liable for any indirect, incidental, punitive, special or consequential damages (including - without limitation - lost profits, lost savings, business interruption, costs related to the removal or replacement of any products or rework charges) whether or not such damages are based on tort (including negligence), warranty, breach of contract or any other legal theory.

Notwithstanding any damages that customer might incur for any reason whatsoever, NXP Semiconductors' aggregate and cumulative liability towards customer for the products described herein shall be limited in accordance with the *Terms and conditions of commercial sale* of NXP Semiconductors.

Right to make changes — NXP Semiconductors reserves the right to make changes to information published in this document, including without limitation specifications and product descriptions, at any time and without notice. This document supersedes and replaces all information supplied prior to the publication hereof.

Suitability for use in automotive applications — This NXP Semiconductors product has been qualified for use in automotive applications. Unless otherwise agreed in writing, the product is not designed, authorized or warranted to be suitable for use in life support, life-critical or safety-critical systems or equipment, nor in applications where failure or malfunction of an NXP Semiconductors product can reasonably be expected to result in personal injury, death or severe property or environmental damage. NXP Semiconductors and its suppliers accept no liability for inclusion and/or use of NXP Semiconductors products in such equipment or applications and therefore such inclusion and/or use is at the customer's own

**Applications** — Applications that are described herein for any of these products are for illustrative purposes only. NXP Semiconductors makes no representation or warranty that such applications will be suitable for the specified use without further testing or modification.

Customers are responsible for the design and operation of their applications and products using NXP Semiconductors products, and NXP Semiconductors accepts no liability for any assistance with applications or customer product design. It is customer's sole responsibility to determine whether the NXP Semiconductors product is suitable and fit for the customer's applications and products planned, as well as for the planned application and use of customer's third party customer(s). Customers should provide appropriate design and operating safeguards to minimize the risks associated with their applications and products.

NXP Semiconductors does not accept any liability related to any default, damage, costs or problem which is based on any weakness or default in the customer's applications or products, or the application or use by customer's third party customer(s). Customer is responsible for doing all necessary testing for the customer's applications and products using NXP Semiconductors products in order to avoid a default of the applications and the products or of the application or use by customer's third party customer(s). NXP does not accept any liability in this respect.

Limiting values — Stress above one or more limiting values (as defined in the Absolute Maximum Ratings System of IEC 60134) will cause permanent damage to the device. Limiting values are stress ratings only and (proper) operation of the device at these or any other conditions above those given in the Recommended operating conditions section (if present) or the Characteristics sections of this document is not warranted. Constant or repeated exposure to limiting values will permanently and irreversibly affect the quality and reliability of the device.

Terms and conditions of commercial sale — NXP Semiconductors products are sold subject to the general terms and conditions of commercial sale, as published at <a href="http://www.nxp.com/profile/terms">http://www.nxp.com/profile/terms</a>, unless otherwise agreed in a valid written individual agreement. In case an individual agreement is concluded only the terms and conditions of the respective agreement shall apply. NXP Semiconductors hereby expressly objects to applying the customer's general terms and conditions with regard to the purchase of NXP Semiconductors products by customer.

74HC\_HCT245\_Q100

# 74HC245-Q100; 74HCT245-Q100

**NXP Semiconductors** 

Octal bus tranceiver; 3-state

No offer to sell or license — Nothing in this document may be interpreted or construed as an offer to sell products that is open for acceptance or the grant, conveyance or implication of any license under any copyrights, patents or other industrial or intellectual property rights.

**Export control** — This document as well as the item(s) described herein may be subject to export control regulations. Export might require a prior authorization from competent authorities.

**Translations** — A non-English (translated) version of a document is for reference only. The English version shall prevail in case of any discrepancy between the translated and English versions.

### 15.4 Trademarks

Notice: All referenced brands, product names, service names and trademarks are the property of their respective owners.

### 16. Contact information

For more information, please visit: http://www.nxp.com

For sales office addresses, please send an email to: salesaddresses@nxp.com

# 74HC245-Q100; 74HCT245-Q100

### **NXP Semiconductors**

Octal bus tranceiver; 3-state

### 17. Contents

1	General description 1
2	Features and benefits 1
3	Ordering information 1
4	Functional diagram 2
5	Pinning information
5.1	Pinning
5.2	Pin description
6	Functional description 4
7	Limiting values 4
8	Recommended operating conditions 4
9	Static characteristics 5
10	Dynamic characteristics 9
11	Waveforms
12	Package outline
13	Abbreviations
14	Revision history 17
15	Legal information
15.1	Data sheet status
15.2	Definitions
15.3	Disclaimers
15.4	Trademarks
16	Contact information
17	Contents

Please be aware that important notices concerning this document and the product(s) described herein, have been included in section 'Legal information'.