Bilateral switch Rev. 1 — 16 April 2013

### 1. General description

The 74LVC2G66-Q100 is a low-power, low-voltage, high-speed Si-gate CMOS device.

The 74LVC2G66-Q100 provides two single pole, single-throw analog switch functions. Each switch has two input/output terminals (nY and nZ) and an active HIGH enable input (nE). When nE is LOW, the analog switch is turned off.

Schmitt trigger action at the enable inputs makes the circuit tolerant of slower input rise and fall times across the entire  $V_{CC}$  range from 1.65 V to 5.5 V.

This product has been qualified to the Automotive Electronics Council (AEC) standard Q100 (Grade 1) and is suitable for use in automotive applications.

## 2. Features and benefits

- Automotive product qualification in accordance with AEC-Q100 (Grade 1)
   Specified from -40 °C to +85 °C and from -40 °C to +125 °C
- Wide supply voltage range from 1.65 V to 5.5 V
- Very low ON resistance:
  - 7.5  $\Omega$  (typical) at V<sub>CC</sub> = 2.7 V
  - 6.5  $\Omega$  (typical) at V<sub>CC</sub> = 3.3 V
  - 6  $\Omega$  (typical) at V<sub>CC</sub> = 5 V
- Switch current capability of 32 mA
- High noise immunity
- CMOS low power consumption
- TTL interface compatibility at 3.3 V
- Latch-up performance meets requirements of JESD78 Class I
- ESD protection:
  - ◆ MIL-STD-883, method 3015 exceeds 2000 V
  - HBM JESD22-A114F exceeds 2000 V
  - MM JESD22-A115-A exceeds 200 V (C = 200 pF, R = 0 Ω)
- Enable input accepts voltages up to 5.5 V
- Multiple package options



## 3. Ordering information


Table 1. Ordering in	nformation			
Type number	Package			
	Temperature range	Name	Description	Version
74LVC2G66DP-Q100	–40 °C to +125 °C	TSSOP8	plastic thin shrink small outline package; 8 leads; body width 3 mm; lead length 0.5 mm	SOT505-2
74LVC2G66DC-Q100	–40 °C to +125 °C	VSSOP8	plastic very thin shrink small outline package; 8 leads; body width 2.3 mm	SOT765-1


## 4. Marking

Table 2.   Marking codes	
Type number	Marking code <sup>[1]</sup>
74LVC2G66DP-Q100	V66
74LVC2G66DC-Q100	V66

[1] The pin 1 indicator is located on the lower left corner of the device, below the marking code.

## 5. Functional diagram






74LVC2G66\_Q100

**Bilateral switch** 

## 6. Pinning information

### 6.1 Pinning



## 6.2 Pin description

Table 3.	Pin description	
Symbol	Pin	Symbol
1Y	1	independent input or output
1Z	2	independent input or output
2E	3	enable input (active HIGH)
GND	4	ground (0 V)
2Y	5	independent input or output
2Z	6	independent input or output
1E	7	enable input (active HIGH)
V <sub>CC</sub>	8	supply voltage
-		

## 7. Functional description

#### Table 4.Function table

Input nE	Switch
L	OFF-state
Н	ON-state

[1] H = HIGH voltage level; L = LOW voltage level.

## 8. Limiting values

#### Table 5. Limiting values

In accordance with the Absolute Maximum Rating System (IEC 60134). Voltages are referenced to GND (ground = 0 V).

					,
Symbol	Parameter	Conditions	Min	Max	Unit
V <sub>CC</sub>	supply voltage		-0.5	+6.5	V
VI	input voltage		<u>[1]</u> –0.5	+6.5	V
I <sub>IK</sub>	input clamping current	$V_{\rm I}$ < –0.5 V or $V_{\rm I}$ > $V_{\rm CC}$ + 0.5 V	-50	-	mA
I <sub>SK</sub>	switch clamping current	$V_{\rm I}$ < –0.5 V or $V_{\rm I}$ > $V_{\rm CC}$ + 0.5 V	-	±50	mA
V <sub>SW</sub>	switch voltage	enable and disable mode	<u>[2]</u> –0.5	V <sub>CC</sub> + 0.5	V
I <sub>SW</sub>	switch current	V <sub>SW</sub> > –0.5 V or V <sub>SW</sub> < V <sub>CC</sub> + 0.5 V	-	±50	mA
I <sub>CC</sub>	supply current		-	100	mA
I <sub>GND</sub>	ground current		-100	-	mA
T <sub>stg</sub>	storage temperature		-65	+150	°C
P <sub>tot</sub>	total power dissipation	$T_{amb} = -40 \ ^{\circ}C \ to \ +125 \ ^{\circ}C$	[3] _	250	mW

[1] The minimum input voltage rating may be exceeded if the input current rating is observed.

[2] The minimum and maximum switch voltage ratings may be exceeded if the switch clamping current rating is observed.

[3] For TSSOP8 package: above 55 °C the value of P<sub>tot</sub> derates linearly with 2.5 mW/K. For VSSOP8 package: above 110 °C the value of P<sub>tot</sub> derates linearly with 8 mW/K.

## 9. Recommended operating conditions

Table 6.	Operating conditions				
Symbol	Parameter	Conditions	Min	Max	Unit
V <sub>CC</sub>	supply voltage		1.65	5.5	V
VI	input voltage		0	5.5	V
V <sub>SW</sub>	switch voltage		[1] 0	V <sub>CC</sub>	V
T <sub>amb</sub>	ambient temperature		-40	+125	°C
$\Delta t / \Delta V$	input transition rise and fall rate	$V_{CC}$ = 1.65 V to 2.7 V	[2] _	20	ns/V
		$V_{CC} = 2.7 \text{ V} \text{ to } 5.5 \text{ V}$	[2] _	10	ns/V

[1] To avoid sinking GND current from terminal nZ when switch current flows in terminal nY, the voltage drop across the bidirectional switch must not exceed 0.4 V. If the switch current flows into terminal nZ, no GND current flows from terminal nY. In this case, there is no limit for the voltage drop across the switch.

[2] Applies to control signal levels.

**Bilateral switch** 

## **10. Static characteristics**

#### Table 7. Static characteristics

At recommended operating conditions; voltages are referenced to GND (ground = 0 V).


Symbol	Parameter	Conditions		-40	°C to +8	85 °C	–40 °C to	• +125 °C	Unit
				Min	Typ <mark>[1]</mark>	Max	Min	Max	
VIH	HIGH-level	$V_{CC}$ = 1.65 V to 1.95 V		$0.65 \times V_{\text{CC}}$	-	-	$0.65 \times V_{CC}$	-	V
	input voltage	$V_{CC}$ = 2.3 V to 2.7 V		1.7	-	-	1.7	-	V
		$V_{CC}$ = 2.7 V to 3.6 V		2.0	-	-	2.0	-	V
		$V_{CC}$ = 4.5 V to 5.5 V		$0.7\times V_{CC}$	-	-	$0.7\times V_{CC}$	-	V
V <sub>IL</sub>	LOW-level	$V_{CC}$ = 1.65 V to 1.95 V		-	-	$0.35 \times V_{CC}$	-	$0.35 \times V_{CC}$	V
	input voltage	$V_{CC}$ = 2.3 V to 2.7 V		-	-	0.7	-	0.7	V
		$V_{CC}$ = 2.7 V to 3.6 V		-	-	0.8	-	0.8	V
		$V_{CC}$ = 4.5 V to 5.5 V		-	-	$0.3 \times V_{CC}$	-	$0.3 \times V_{CC}$	V
I <sub>I</sub>	input leakage current	pin nE; V <sub>I</sub> = 5.5 V or GND; V <sub>CC</sub> = 0 V to 5.5 V	[2]	-	±0.1	±5	-	±100	μΑ
I <sub>S(OFF)</sub>	OFF-state leakage current	$V_{CC}$ = 5.5 V; see <u>Figure 5</u>	[2]	-	±0.1	±5	-	±200	μΑ
I <sub>S(ON)</sub>	ON-state leakage current	$V_{CC}$ = 5.5 V; see <u>Figure 6</u>	[2]	-	±0.1	±5	-	±200	μΑ
I <sub>CC</sub>	supply current	$V_{I} = 5.5 V \text{ or GND};$ $V_{SW} = GND \text{ or } V_{CC};$ $V_{CC} = 1.65 V \text{ to } 5.5 V$	[2]	-	0.1	10	-	200	μΑ
$\Delta I_{CC}$	additional supply current	pin nE; V <sub>I</sub> = V <sub>CC</sub> – 0.6 V; V <sub>SW</sub> = GND or V <sub>CC</sub> ; V <sub>CC</sub> = 5.5 V	[2]	-	5	500	-	5000	μΑ
CI	input capacitance			-	2.0	-	-	-	pF
$C_{S(OFF)}$	OFF-state capacitance			-	5.0	-	-	-	pF
C <sub>S(ON)</sub>	ON-state capacitance			-	9.5	-	-	-	pF

[1] All typical values are measured at  $T_{amb}$  = 25 °C.

[2] These typical values are measured at V<sub>CC</sub> = 3.3 V.

**Bilateral switch** 

### 10.1 Test circuits



#### 10.2 ON resistance

#### Table 8.ON resistance

At recommended operating conditions; voltages are referenced to GND (ground 0 V); for graphs see Figure 8 to Figure 13.

Symbol	Parameter	Conditions	-40	°C to +8	5 °C	–40 °C to	o +125 °C	Unit
			Min	Typ <mark>[1]</mark>	Max	Min	Max	
R <sub>ON(peak)</sub>	ON resistance	$V_I = GND$ to $V_{CC}$ ; see Figure 7						
	(peak)	I <sub>SW</sub> = 4 mA; V <sub>CC</sub> = 1.65 V to 1.95 V	-	34.0	130	-	195	Ω
		$I_{SW}$ = 8 mA; $V_{CC}$ = 2.3 V to 2.7 V	-	12.0	30	-	45	Ω
		$I_{SW}$ = 12 mA; $V_{CC}$ = 2.7 V	-	10.4	25	-	38	Ω
		$I_{SW}$ = 24 mA; $V_{CC}$ = 3.0 V to 3.6 V	-	7.8	20	-	30	Ω
		$I_{SW}$ = 32 mA; $V_{CC}$ = 4.5 V to 5.5 V	-	6.2	15	-	23	Ω
R <sub>ON(rail)</sub>	ON resistance	$V_I = GND$ ; see <u>Figure 7</u>						
	(rail)	I <sub>SW</sub> = 4 mA; V <sub>CC</sub> = 1.65 V to 1.95 V	-	8.2	18	-	27	Ω
		$I_{SW}$ = 8 mA; $V_{CC}$ = 2.3 V to 2.7 V	-	7.1	16	-	24	Ω
		$I_{SW}$ = 12 mA; $V_{CC}$ = 2.7 V	-	6.9	14	-	21	Ω
		$I_{SW}$ = 24 mA; $V_{CC}$ = 3.0 V to 3.6 V	-	6.5	12	-	18	Ω
		$I_{SW}$ = 32 mA; $V_{CC}$ = 4.5 V to 5.5 V	-	5.8	10	-	15	Ω
		$V_I = V_{CC}$ ; see <u>Figure 7</u>						
		I <sub>SW</sub> = 4 mA; V <sub>CC</sub> = 1.65 V to 1.95 V	-	10.4	30	-	45	Ω
		$I_{SW}$ = 8 mA; $V_{CC}$ = 2.3 V to 2.7 V	-	7.6	20	-	30	Ω
		$I_{SW}$ = 12 mA; $V_{CC}$ = 2.7 V	-	7.0	18	-	27	Ω
		$I_{SW}$ = 24 mA; $V_{CC}$ = 3.0 V to 3.6 V	-	6.1	15	-	23	Ω
		$I_{SW}$ = 32 mA; $V_{CC}$ = 4.5 V to 5.5 V	-	4.9	10	-	15	Ω

## 74LVC2G66-Q100

**Bilateral switch** 


At recomm	mended operating o	conditions; voltages are referenced to GN	D (grour	nd 0 V); fo	or graphs	s see <u>Figure</u>	<u>8 to Figur</u>	<u>e 13</u> .
Symbol	Parameter	Conditions	-40	°C to +8	5 °C	–40 °C to	o +125 ℃	Unit
			Min	Typ <mark>[1]</mark>	Max	Min	Max	
R <sub>ON(flat)</sub>	ON resistance	$V_{I} = GND \text{ to } V_{CC}$ [2]						
	(flatness)	I <sub>SW</sub> = 4 mA; V <sub>CC</sub> = 1.65 V to 1.95 V	-	26.0	-	-	-	Ω
		$I_{SW}$ = 8 mA; $V_{CC}$ = 2.3 V to 2.7 V	-	5.0	-	-	-	Ω
		$I_{SW}$ = 12 mA; $V_{CC}$ = 2.7 V	-	3.5	-	-	-	Ω
		$I_{SW}$ = 24 mA; $V_{CC}$ = 3.0 V to 3.6 V	-	2.0	-	-	-	Ω
		$I_{SW}$ = 32 mA; $V_{CC}$ = 4.5 V to 5.5 V	-	1.5	-	-	-	Ω

#### Table 8. ON resistance ...continued

At recommended operating conditions; voltages are referenced to GND (ground 0 V); for graphs see Figure 8 to Figure 13.

[1] Typical values are measured at  $T_{amb}$  = 25 °C and nominal  $V_{CC}.$ 


[2] Flatness is defined as the difference between the maximum and minimum value of ON resistance measured at identical V<sub>CC</sub> and temperature.



#### 10.3 ON resistance test circuit and graphs


# 74LVC2G66-Q100

**Bilateral switch** 



# 74LVC2G66-Q100

#### **Bilateral switch**



## **11. Dynamic characteristics**

#### Table 9. Dynamic characteristics

At recommended operating conditions; voltages are referenced to GND (ground = 0 V); for test circuit see Figure 16.

Symbol	Parameter	Conditions		–40 °C	to +85 °C		<b>−40 °C</b>	to +125 °C	Unit
				Min	Typ[1]	Max	Min	Max	
t <sub>pd</sub>	propagation delay	nY to nZ or nZ to nY; see <u>Figure 14</u>	<u>[2][3]</u>						
		$V_{CC}$ = 1.65 V to 1.95 V		-	0.8	2.0	-	3.0	ns
		$V_{CC}$ = 2.3 V to 2.7 V		-	0.4	1.2	-	2.0	ns
		$V_{CC} = 2.7 V$		-	0.4	1.0	-	1.5	ns
		$V_{CC}$ = 3.0 V to 3.6 V		-	0.3	0.8	-	1.5	ns
		$V_{CC}$ = 4.5 V to 5.5 V		-	0.2	0.6	-	1.0	ns
t <sub>en</sub>	enable time	nE to nY or nZ; see <u>Figure 15</u>	<u>[4]</u>						
		$V_{CC}$ = 1.65 V to 1.95 V		1.0	4.6	10	1.0	13.0	ns
		$V_{CC}$ = 2.3 V to 2.7 V		1.0	2.7	5.6	1.0	7.5	ns
		$V_{CC} = 2.7 V$		1.0	2.7	5.0	1.0	6.5	ns
		$V_{CC}$ = 3.0 V to 3.6 V		1.0	2.4	4.4	1.0	6.0	ns
		$V_{CC}$ = 4.5 V to 5.5 V		1.0	1.8	3.9	1.0	5.0	ns

**Bilateral switch** 

Symbol	Parameter	Conditions		–40 °C	to +85 °C		–40 °C	to +125 °C	Unit
				Min	Typ <mark>[1]</mark>	Max	Min	Max	
dis	disable time	nE to nY or nZ; see Figure 15	<u>[5]</u>				ľ		
		$V_{CC}$ = 1.65 V to 1.95 V		1.0	3.8	9.0	1.0	11.5	ns
		$V_{CC}$ = 2.3 V to 2.7 V		1.0	2.1	5.5	1.0	7.0	ns
		$V_{CC} = 2.7 V$		1.0	3.5	6.5	1.0	8.5	ns
		$V_{CC} = 3.0 \text{ V} \text{ to } 3.6 \text{ V}$		1.0	3.0	6.0	1.0	8.0	ns
		$V_{CC}$ = 4.5 V to 5.5 V		1.0	2.2	5.0	1.0	6.5	ns
CPD	power dissipation capacitance	$\begin{array}{l} C_L = 50 \text{ pF};  \text{f}_i = 10 \text{ MHz}; \\ V_I = \text{GND to } V_{CC} \end{array}$	<u>[6]</u>						
		$V_{CC} = 2.5 V$		-	9.0	-	-	-	pF
		$V_{CC} = 3.3 V$		-	11.0	-	-	-	pF
		$V_{CC} = 5.0 V$		-	15.7	-	-	-	рF

#### Table 9. Dynamic characteristics ...continued

At recommended operating conditions; voltages are referenced to GND (ground = 0 V); for test circuit see Figure 16

[1] Typical values are measured at  $T_{amb} = 25 \text{ °C}$  and nominal  $V_{CC}$ .

[2]  $t_{pd}$  is the same as  $t_{PLH}$  and  $t_{PHL}$ .

[3] Propagation delay is the calculated RC time constant of the typical ON resistance of the switch and the specified capacitance when driven by an ideal voltage source (zero output impedance).

[4]  $t_{en}$  is the same as  $t_{PZH}$  and  $t_{PZL}$ .

[5]  $t_{dis}$  is the same as  $t_{PLZ}$  and  $t_{PHZ}$ .

[6]  $C_{PD}$  is used to determine the dynamic power dissipation (P<sub>D</sub> in  $\mu$ W).

 $P_{D} = C_{PD} \times V_{CC}^{2} \times f_{i} \times N + \Sigma \{(C_{L} + C_{S(ON)}) \times V_{CC}^{2} \times f_{o}\} \text{ where:}$ 

 $f_i$  = input frequency in MHz;

 $f_o = output frequency in MHz;$ 

 $C_L$  = output load capacitance in pF;


C<sub>S(ON)</sub> = maximum ON-state switch capacitance in pF;

V<sub>CC</sub> = supply voltage in V;

N = number of inputs switching;


 $\Sigma$ {(C<sub>L</sub> + C<sub>S(ON)</sub>) × V<sub>CC</sub><sup>2</sup> × f<sub>o</sub>} = sum of the outputs.

#### 11.1 Waveforms and test circuit



All information provided in this document is subject to legal disclaimers.

**Bilateral switch** 




#### Table 10. Measurement points

Supply voltage	Input	Output		
V <sub>CC</sub>	V <sub>M</sub>	V <sub>M</sub>	V <sub>X</sub>	V <sub>Y</sub>
1.65 V to 1.95 V	$0.5\times V_{CC}$	$0.5  imes V_{CC}$	V <sub>OL</sub> + 0.15 V	$V_{OH} - 0.15 \ V$
2.3 V to 2.7 V	$0.5\times V_{CC}$	$0.5\times V_{CC}$	V <sub>OL</sub> + 0.15 V	V <sub>OH</sub> – 0.15 V
2.7 V	1.5 V	1.5 V	V <sub>OL</sub> + 0.3 V	$V_{OH} - 0.3 \ V$
3.0 V to 3.6 V	1.5 V	1.5 V	V <sub>OL</sub> + 0.3 V	$V_{OH} - 0.3 \ V$
4.5 V to 5.5 V	$0.5\times V_{CC}$	$0.5\times V_{CC}$	V <sub>OL</sub> + 0.3 V	$V_{OH} - 0.3 \ V$

# 74LVC2G66-Q100

#### **Bilateral switch**



## Table 11. Test data

Supply voltage	Input	Input		Load		V <sub>EXT</sub>		
V <sub>cc</sub>	VI	t <sub>r</sub> , t <sub>f</sub>	CL	RL	t <sub>PLH,</sub> t <sub>PHL</sub>	t <sub>PZH,</sub> t <sub>PHZ</sub>	$t_{PZL,} t_{PLZ}$	
1.65 V to 1.95 V	V <sub>CC</sub>	$\leq$ 2.0 ns	30 pF	1 kΩ	open	GND	$2\times V_{CC}$	
2.3 V to 2.7 V	V <sub>CC</sub>	$\leq$ 2.0 ns	30 pF	500 Ω	open	GND	$2\times V_{CC}$	
2.7 V	2.7 V	$\leq$ 2.5 ns	50 pF	500 Ω	open	GND	6 V	
3.0 V to 3.6 V	2.7 V	$\leq$ 2.5 ns	50 pF	500 Ω	open	GND	6 V	
4.5 V to 5.5 V	V <sub>CC</sub>	$\leq$ 2.5 ns	50 pF	500 Ω	open	GND	$2\times V_{CC}$	

**Bilateral switch** 

## 11.2 Additional dynamic characteristics

#### Table 12. Additional dynamic characteristics

At recommended operating conditions; voltages are referenced to GND (ground = 0 V);  $T_{amb} = 25 \text{ °C}$ .

Symbol	Parameter	Conditions	Min	Тур	Max	Unit
THD	total harmonic distortion	$R_L = 10 \text{ k}\Omega; C_L = 50 \text{ pF}; f_i = 1 \text{ kHz}; \text{ see } \frac{\text{Figure } 17}{100000000000000000000000000000000000$				
		V <sub>CC</sub> = 1.65 V	-	0.032	-	%
		$V_{CC} = 2.3 V$	-	0.008	-	%
		$V_{CC} = 3.0 V$	-	0.006	-	%
		$V_{CC} = 4.5 V$	-	0.005	-	%
		$R_L = 10 \text{ k}\Omega; C_L = 50 \text{ pF}; f_i = 10 \text{ kHz}; \text{ see } Figure 17$				
		V <sub>CC</sub> = 1.65 V	-	0.068	-	%
		$V_{CC} = 2.3 V$	-	0.009	-	%
		$V_{CC} = 3.0 V$	-	0.008	-	%
		$V_{CC} = 4.5 V$	-	0.006	-	%
f <sub>(-3dB)</sub>	-3 dB frequency response	$R_L = 600 \Omega; C_L = 50 pF; see Figure 18$				
		V <sub>CC</sub> = 1.65 V	-	135	-	MHz
		$V_{CC} = 2.3 V$	-	145	-	MHz
		$V_{CC} = 3.0 V$	-	150	-	MHz
		$V_{CC} = 4.5 V$	-	155	-	MHz
		$R_L = 50 \Omega$ ; $C_L = 10 pF$ ; see Figure 18				
		V <sub>CC</sub> = 1.65 V	-	200	-	MHz
		$V_{CC} = 2.3 V$	-	350	-	MHz
		$V_{CC} = 3.0 V$	-	410	-	MHz
		$V_{CC} = 4.5 V$	-	440	-	MHz
		$R_L = 50 \Omega$ ; $C_L = 5 pF$ ; see Figure 18				
		V <sub>CC</sub> = 1.65 V	-	> 500	-	MHz
		$V_{CC} = 2.3 V$	-	> 500	-	MHz
		$V_{CC} = 3.0 V$	-	> 500	-	MHz
		$V_{CC} = 4.5 V$	-	> 500	-	MHz
aiso	isolation (OFF-state)	$R_L = 600 \ \Omega; C_L = 50 \ pF; f_i = 1 \ MHz; see \frac{Figure \ 19}{100}$				
		V <sub>CC</sub> = 1.65 V	-	-46	-	dB
		$V_{CC} = 2.3 V$	-	-46	-	dB
		$V_{CC} = 3.0 V$	-	-46	-	dB
		$V_{CC} = 4.5 V$	-	-46	-	dB
		$R_L = 50 \ \Omega; C_L = 5 \ pF; f_i = 1 \ MHz; see \frac{Figure \ 19}{100}$				
		V <sub>CC</sub> = 1.65 V	-	-37	-	dB
		$V_{CC} = 2.3 V$	-	-37	-	dB
		$V_{CC} = 3.0 V$	-	-37	-	dB
		$V_{CC} = 4.5 V$	-	-37	-	dB

#### **Bilateral switch**


At recom	mended operating conditions;	voltages are referenced to GND (ground = 0 V); $T_{amb}$ =	=25 ℃			
Symbol	Parameter	Conditions	Min	Тур	Max	Unit
V <sub>ct</sub>	crosstalk voltage	between digital inputs and switch; $R_L = 600 \Omega$ ; $C_L = 50 \text{ pF}$ ; $f_i = 1 \text{ MHz}$ ; $t_r = t_f = 2 \text{ ns}$ ; see <u>Figure 20</u>				
		V <sub>CC</sub> = 1.65 V	-	-	-	mV
		$V_{CC} = 2.3 V$	-	91	-	mV
		$V_{CC} = 3.0 V$	-	119	-	mV
		$V_{CC} = 4.5 V$	-	205	-	mV
Xtalk	crosstalk	between switches; $R_L = 600 \Omega$ ; $C_L = 50 pF$ ; $f_i = 1 MHz$ ; see <u>Figure 21</u>				
		V <sub>CC</sub> = 1.65 V	-	-	-	dB
		$V_{CC} = 2.3 V$	-	-56	-	dB
		$V_{CC} = 3 V$	-	-56	-	dB
		$V_{CC} = 4.5 V$	-	-56	-	dB
		between switches; $R_L = 50 \Omega$ ; $C_L = 5 pF$ ; $f_i = 1 MHz$ ; see Figure 21				
		V <sub>CC</sub> = 1.65 V	-	-	-	dB
		$V_{CC} = 2.3 V$	-	-29	-	dB
		$V_{CC} = 3 V$	-	-28	-	dB
		$V_{CC} = 4.5 V$	-	-28	-	dB
Q <sub>inj</sub>	charge injection	$C_L = 0.1 \text{ nF}; V_{gen} = 0 \text{ V}; R_{gen} = 0 \Omega; f_i = 1 \text{ MHz}; R_L = 1 \text{ M}\Omega; \text{ see } \frac{\text{Figure 22}}{10000000000000000000000000000000000$				
		V <sub>CC</sub> = 1.8 V	-	3.3	-	рС
		$V_{CC} = 2.5 V$	-	4.1	-	рС
		$V_{CC} = 3.3 V$	-	5.0	-	рС
		$V_{CC} = 4.5 V$	-	6.4	-	рС
		$V_{CC} = 5.5 V$	-	7.5	-	рС


#### Table 12. Additional dynamic characteristics ...continued


d to CND (around 0.1/1) T 05 00

**Bilateral switch** 

### 11.3 Test circuits









# 74LVC2G66-Q100


**Bilateral switch** 






# 74LVC2G66-Q100

#### **Bilateral switch**



**Bilateral switch** 

## 12. Package outline



#### Fig 23. Package outline SOT505-2 (TSSOP8)

All information provided in this document is subject to legal disclaimers.

**Bilateral switch** 




Fig 24. Package outline SOT765-1 (VSSOP8)

All information provided in this document is subject to legal disclaimers.

**Bilateral switch** 

## **13. Abbreviations**

Table 13.	3. Abbreviations			
Acronym	Description			
CMOS	Complementary Metal-Oxide Semiconductor			
TTL	Transistor-Transistor Logic			
HBM	Human Body Model			
ESD	ElectroStatic Discharge			
MIL	Military			
MM	Machine Model			
DUT	Device Under Test			

## 14. Revision history

Table 14. Revision history						
Document ID	Release date	Data sheet status	Change notice	Supersedes		
74LVC2G66_Q100 v.1	20130416	Product data sheet	-	-		

## **15. Legal information**

### 15.1 Data sheet status

Document status[1][2]	Product status <sup>[3]</sup>	Definition
Objective [short] data sheet	Development	This document contains data from the objective specification for product development.
Preliminary [short] data sheet	Qualification	This document contains data from the preliminary specification.
Product [short] data sheet	Production	This document contains the product specification.

[1] Please consult the most recently issued document before initiating or completing a design.

[2] The term 'short data sheet' is explained in section "Definitions".

[3] The product status of device(s) described in this document may have changed since this document was published and may differ in case of multiple devices. The latest product status information is available on the Internet at URL <a href="http://www.nxp.com">http://www.nxp.com</a>.

#### 15.2 Definitions

**Draft** — The document is a draft version only. The content is still under internal review and subject to formal approval, which may result in modifications or additions. NXP Semiconductors does not give any representations or warranties as to the accuracy or completeness of information included herein and shall have no liability for the consequences of use of such information.

Short data sheet — A short data sheet is an extract from a full data sheet with the same product type number(s) and title. A short data sheet is intended for quick reference only and should not be relied upon to contain detailed and full information. For detailed and full information see the relevant full data sheet, which is available on request via the local NXP Semiconductors sales office. In case of any inconsistency or conflict with the short data sheet, the full data sheet shall prevail.

**Product specification** — The information and data provided in a Product data sheet shall define the specification of the product as agreed between NXP Semiconductors and its customer, unless NXP Semiconductors and customer have explicitly agreed otherwise in writing. In no event however, shall an agreement be valid in which the NXP Semiconductors product is deemed to offer functions and qualities beyond those described in the Product data sheet.

### 15.3 Disclaimers

Limited warranty and liability — Information in this document is believed to be accurate and reliable. However, NXP Semiconductors does not give any representations or warranties, expressed or implied, as to the accuracy or completeness of such information and shall have no liability for the consequences of use of such information. NXP Semiconductors takes no responsibility for the content in this document if provided by an information source outside of NXP Semiconductors.

In no event shall NXP Semiconductors be liable for any indirect, incidental, punitive, special or consequential damages (including - without limitation - lost profits, lost savings, business interruption, costs related to the removal or replacement of any products or rework charges) whether or not such damages are based on tort (including negligence), warranty, breach of contract or any other legal theory.

Notwithstanding any damages that customer might incur for any reason whatsoever, NXP Semiconductors' aggregate and cumulative liability towards customer for the products described herein shall be limited in accordance with the *Terms and conditions of commercial sale* of NXP Semiconductors.

Right to make changes — NXP Semiconductors reserves the right to make changes to information published in this document, including without limitation specifications and product descriptions, at any time and without notice. This document supersedes and replaces all information supplied prior to the publication hereof.

#### Suitability for use in automotive applications - This NXP

Semiconductors product has been qualified for use in automotive applications. Unless otherwise agreed in writing, the product is not designed, authorized or warranted to be suitable for use in life support, life-critical or safety-critical systems or equipment, nor in applications where failure or malfunction of an NXP Semiconductors product can reasonably be expected to result in personal injury, death or severe property or environmental damage. NXP Semiconductors and its suppliers accept no liability for inclusion and/or use of NXP Semiconductors products in such equipment or applications and therefore such inclusion and/or use is at the customer's own risk.

**Applications** — Applications that are described herein for any of these products are for illustrative purposes only. NXP Semiconductors makes no representation or warranty that such applications will be suitable for the specified use without further testing or modification.

Customers are responsible for the design and operation of their applications and products using NXP Semiconductors products, and NXP Semiconductors accepts no liability for any assistance with applications or customer product design. It is customer's sole responsibility to determine whether the NXP Semiconductors product is suitable and fit for the customer's applications and products planned, as well as for the planned application and use of customer's third party customer(s). Customers should provide appropriate design and operating safeguards to minimize the risks associated with their applications and products.

NXP Semiconductors does not accept any liability related to any default, damage, costs or problem which is based on any weakness or default in the customer's applications or products, or the application or use by customer's third party customer(s). Customer is responsible for doing all necessary testing for the customer's applications and products using NXP Semiconductors products in order to avoid a default of the applications and the products or of the application or use by customer's third party customer(s). NXP does not accept any liability in this respect.

Limiting values — Stress above one or more limiting values (as defined in the Absolute Maximum Ratings System of IEC 60134) will cause permanent damage to the device. Limiting values are stress ratings only and (proper) operation of the device at these or any other conditions above those given in the Recommended operating conditions section (if present) or the Characteristics sections of this document is not warranted. Constant or repeated exposure to limiting values will permanently and irreversibly affect the quality and reliability of the device.

Terms and conditions of commercial sale — NXP Semiconductors products are sold subject to the general terms and conditions of commercial sale, as published at <a href="http://www.nxp.com/profile/terms">http://www.nxp.com/profile/terms</a>, unless otherwise agreed in a valid written individual agreement. In case an individual agreement is concluded only the terms and conditions of the respective agreement shall apply. NXP Semiconductors hereby expressly objects to applying the customer's general terms and conditions with regard to the purchase of NXP Semiconductors products by customer.

#### **Bilateral switch**

**No offer to sell or license** — Nothing in this document may be interpreted or construed as an offer to sell products that is open for acceptance or the grant, conveyance or implication of any license under any copyrights, patents or other industrial or intellectual property rights.

**Export control** — This document as well as the item(s) described herein may be subject to export control regulations. Export might require a prior authorization from competent authorities.

**Translations** — A non-English (translated) version of a document is for reference only. The English version shall prevail in case of any discrepancy between the translated and English versions.

### 15.4 Trademarks

Notice: All referenced brands, product names, service names and trademarks are the property of their respective owners.

## **16. Contact information**

For more information, please visit: <u>http://www.nxp.com</u>

For sales office addresses, please send an email to: salesaddresses@nxp.com

### **17. Contents**

1	General description 1
2	Features and benefits 1
3	Ordering information 2
4	Marking 2
5	Functional diagram 2
6	Pinning information 3
6.1	Pinning
6.2	Pin description 3
7	Functional description 3
8	Limiting values 4
9	Recommended operating conditions 4
10	Static characteristics 5
10.1	Test circuits6
10.2	ON resistance 6
10.3	ON resistance test circuit and graphs7
11	Dynamic characteristics 9
11.1	Waveforms and test circuit
11.2	Additional dynamic characteristics
11.3	Test circuits 15
12	Package outline 18
13	Abbreviations 20
14	Revision history 20
15	Legal information 21
15.1	Data sheet status 21
15.2	Definitions 21
15.3	Disclaimers
15.4	Trademarks 22
16	Contact information 22
17	Contents 23

Please be aware that important notices concerning this document and the product(s) described herein, have been included in section 'Legal information'.

#### © NXP B.V. 2013.

All rights reserved.

For more information, please visit: http://www.nxp.com For sales office addresses, please send an email to: salesaddresses@nxp.com

Date of release: 16 April 2013 Document identifier: 74LVC2G66\_Q100