8-bit shift register with output register Rev. 1 — 15 November 2013

General description 1.

The 74LVC594A-Q100 is an 8-bit serial-in/serial or parallel-out shift register with a storage register. Separate clock and reset inputs are provided on both shift and storage registers.

The input can be driven from either 3.3 V or 5 V devices. This feature allows the use of this device in a mixed 3.3 V and 5 V environment.

This device is fully specified for partial Power-down applications using I_{OFF}. The I_{OFF} circuitry disables the output, preventing the damaging backflow current through the device when it is powered down.

The shift register has a serial input (DS) and a serial output (Q7S) for cascading purposes. Data is shifted on the positive-going transitions of the SHCP input. The data in the shift register is transferred to the storage register on a positive-going transition of the STCP input. If both clocks are connected together, the shift register is always one clock pulse ahead of the storage register. A LOW level on one of the two register reset pins (SHR and STR) clears the corresponding register.

This product has been gualified to the Automotive Electronics Council (AEC) standard Q100 (Grade 1) and is suitable for use in automotive applications.

Features and benefits 2.

- Automotive product qualification in accordance with AEC-Q100 (Grade 1)
 - Specified from –40 °C to +85 °C and from –40 °C to +125 °C
- 5 V tolerant inputs/outputs for interfacing with 5 V logic
- Wide supply voltage range from 1.2 V to 3.6 V
- CMOS low-power consumption
- Direct interface with TTL levels
- Balanced propagation delays
- All inputs have Schmitt-trigger action
- Complies with JEDEC standard:
 - JESD8-7A (1.65 V to 1.95 V)
 - JESD8-5A (2.3 V to 2.7 V)
 - JESD8-C/JESD36 (2.7 V to 3.6 V)
- ESD protection:
 - MIL-STD-883, method 3015 exceeds 2000 V
 - HBM JESD22-A114F exceeds 2000 V



8-bit shift register with output register


3. Applications

- Serial-to-parallel data conversion
- Remote control holding register


4. Ordering information


Table 1. Ordering inf	formation			
Type number	Package			
	Temperature range	Name	Description	Version
74LVC594AD-Q100	–40 °C to +125 °C	SO16	plastic small outline package; 16 leads; body width 3.9 mm	SOT109-1
74LVC594APW-Q100	–40 °C to +125 °C	TSSOP16	plastic thin shrink small outline package; 16 leads; body width 4.4 mm	SOT403-1
74LVC594ABQ-Q100	–40 °C to +125 °C	DHVQFN16	plastic dual in-line compatible thermal enhanced very thin quad flat package; no leads; 16 terminals; body $2.5 \times 3.5 \times 0.85$ mm	SOT763-1

5. Functional diagram



8-bit shift register with output register






8-bit shift register with output register

6. Pinning information

6.1 Pinning



6.2 Pin description

Table 2. Pin description		
Symbol	Pin	Description
Q0, Q1, Q2, Q3, Q4, Q5, Q6, Q7	15, 1, 2, 3, 4, 5, 6, 7	parallel data output
GND	8	ground (0 V)
Q7S	9	serial data output
SHR	10	shift register reset (active LOW)
SHCP	11	shift register clock input
STCP	12	storage register clock input
STR	13	storage register reset (active LOW)
DS	14	serial data input
V _{CC}	16	supply voltage

8-bit shift register with output register

7. Functional description

Input					Outpu	ıt	Function
SHCP	STCP	SHR	STR	DS	Q7S	Qn	
Х	Х	L	Х	Х	L	NC	a LOW-state on $\overline{\text{SHR}}$ only affects the shift register
Х	Х	Х	L	Х	NC	L	a LOW-state on \overline{STR} only affects the storage register
Х	\uparrow	L	Н	Х	L	L	empty shift register loaded into storage register
↑	Х	Η	Х	Η	Q6S	NC	logic HIGH level shifted into shift register stage 0. Contents of all shift register stages shifted through, e.g. previous state of stage 6 (internal Q6S) appears on the serial output (Q7S).
Х	↑	Η	Н	Х	NC	QnS	contents of shift register stages (internal QnS) are transferred to the storage register and parallel output stages
1	1	Η	Н	Х	Q6S	QnS	contents of shift register shifted through; previous contents of the shift register is transferred to the storage register and the parallel output stages

[1] H = HIGH voltage state;

L = LOW voltage state;

 \uparrow = LOW-to-HIGH transition;

X = don't care;

NC = no change;

8. Limiting values

Table 4. Limiting values

In accordance with the Absolute Maximum Rating System (IEC 60134). Voltages are referenced to GND (ground = 0 V).

Symbol	Parameter	Conditions	Min	Max	Unit
V _{CC}	supply voltage		-0.5	+6.5	V
I _{IK}	input clamping current	V _I < 0 V	-50	-	mA
VI	input voltage		<u>[1]</u> –0.5	+6.5	V
I _{OK}	output clamping current	$V_{\rm O}$ > $V_{\rm CC}$ or $V_{\rm O}$ < 0 V	-	±50	mA
Vo	output voltage	3-state	<u>[1]</u> –0.5	6.5	V
		output HIGH or LOW state	<u>[1]</u> –0.5	V _{CC} + 0.5	V
Ι _Ο	output current	$V_{O} = 0 V$ to V_{CC}	-	±50	mA
I _{CC}	supply current		-	100	mA
I _{GND}	ground current		-100	-	mA
T _{stg}	storage temperature		-65	+150	°C
P _{tot}	total power dissipation	$T_{amb} = -40 \ ^{\circ}C$ to +125 $^{\circ}C$	[2] _	500	mW

[1] The input and output voltage ratings may be exceeded if the input and output current ratings are observed.

[2] For SO16 packages: above 70 °C the value of P_{tot} derates linearly with 8 mW/K.

For TSSOP16 packages: above 60 °C the value of P_{tot} derates linearly with 5.5 mW/K. For DHVQFN16 packages: above 60 °C the value of P_{tot} derates linearly with 4.5 mW/K.

8-bit shift register with output register

9. Recommended operating conditions

Table 5.	Recommended operating conditions									
Symbol	Parameter	Conditions	Min	Тур	Max	Unit				
V _{CC}	supply voltage		1.65	-	3.6	V				
		functional	1.2	-	-	V				
VI	input voltage		0	-	5.5	V				
Vo	output voltage	3-state	0	-	5.5	V				
		output HIGH or LOW state	0	-	V_{CC}	V				
T _{amb}	ambient temperature		-40	-	+125	°C				
$\Delta t / \Delta V$	input transition rise and fall rate	V_{CC} = 1.65 V to 2.7 V	-	-	20	ns/V				
		$V_{CC} = 2.7 \text{ V to } 3.6 \text{ V}$	-	-	10	ns/V				

10. Static characteristics

Table 6. Static characteristics

At recommended operating conditions. Voltages are referenced to GND (ground = 0 V).

Symbol	Parameter	Conditions	-40	°C to +8	S ℃	–40 °C to	o +125 ℃	Unit
			Min	Typ <mark>[1]</mark>	Мах	Min	Max	
VIH	HIGH-level	V _{CC} = 1.2 V	1.08	-	-	1.08	-	V
	input voltage	V_{CC} = 1.65 V to 1.95 V	$0.65 \times V_{\text{CC}}$	-	-	$0.65 \times V_{CC}$	-	V
		V_{CC} = 2.3 V to 2.7 V	1.7	-	-	1.7	-	V
		V_{CC} = 2.7 V to 3.6 V	2.0	-	-	2.0	-	V
VIL	LOW-level	V _{CC} = 1.2 V	-	-	0.12	-	0.12	V
	input voltage	V_{CC} = 1.65 V to 1.95 V	-	-	$0.35 \times V_{CC}$	-	$0.35 \times V_{CC}$	V
		V_{CC} = 2.3 V to 2.7 V	-	-	0.7	-	0.7	V
		V_{CC} = 2.7 V to 3.6 V	-	-	0.8	-	0.8	V
V _{OH}	HIGH-level	$V_{I} = V_{IH} \text{ or } V_{IL}$						
	output voltage	$I_{O} = -100 \ \mu A;$ $V_{CC} = 1.65 \ V \text{ to } 3.6 \ V$	$V_{CC}-0.2$	-	-	$V_{CC}-0.3$	-	V
		$I_{O} = -4 \text{ mA}; V_{CC} = 1.65 \text{ V}$	1.2	-	-	1.05	-	V
		I_{O} = -8 mA; V_{CC} = 2.3 V	1.8	-	-	1.65	-	V
		$I_{O} = -12 \text{ mA}; V_{CC} = 2.7 \text{ V}$	2.2	-	-	2.05	-	V
		$I_{O} = -18 \text{ mA}; V_{CC} = 3.0 \text{ V}$	2.4	-	-	2.25	-	V
		$I_{O} = -24 \text{ mA}; V_{CC} = 3.0 \text{ V}$	2.2	-	-	2.0	-	V
V _{OL}	LOW-level	$V_{I} = V_{IH} \text{ or } V_{IL}$						
	output voltage	$I_{O} = 100 \ \mu A;$ $V_{CC} = 1.65 \ V \text{ to } 3.6 \ V$	-	-	0.2	-	0.3	V
		I_{O} = 4 mA; V_{CC} = 1.65 V	-	-	0.45	-	0.65	V
		I_{O} = 8 mA; V_{CC} = 2.3 V	-	-	0.6	-	0.8	V
		I_{O} = 12 mA; V_{CC} = 2.7 V	-	-	0.4	-	0.6	V
		$I_{O} = 24 \text{ mA}; V_{CC} = 3.0 \text{ V}$	-	-	0.55	-	0.8	V
I	input leakage current	V_{CC} = 3.6 V; V_{I} = 5.5 V or GND	-	±0.1	±5	-	±20	μΑ

All information provided in this document is subject to legal disclaimers.

74LVC594A_Q100

8-bit shift register with output register

Symbol	Parameter	Conditions	-4	0 °C to +85	°C	–40 °C to	Unit	
			Min	Typ[1]	Max	Min	Max	
I _{OFF}	power-off leakage current	V_{CC} = 0 V; V _I or V _O = 5.5 V	-	0.1	10	-	20	μA
I _{CC}	supply current	$\label{eq:VCC} \begin{array}{l} V_{CC} = 3.6 \ V; \ V_{I} = V_{CC} \ \text{or GND}; \\ I_{O} = 0 \ A \end{array}$	-	0.1	10	-	40	μA
ΔI_{CC}	additional supply current	per input pin; $V_{CC} = 1.65$ V to 3.6 V; $V_I = V_{CC} - 0.6$ V; $I_O = 0$ A	-	5	500	-	5000	μΑ
CI	input capacitance	$V_{CC} = 0 V$ to 3.6 V; $V_I = GND$ to V_{CC}	-	5.0	-	-	-	pF

Static characteristics ... continued Table 6.

~ . . .

[1] All typical values are measured at V_{CC} = 3.3 V (unless stated otherwise) and T_{amb} = 25 °C.

11. Dynamic characteristics

Table 7. **Dynamic characteristics**

Voltages are referenced to GND (ground = 0 V); for test circuit, see Figure 13.

Symbol	Parameter	Conditions		-40	°C to +85	5 °C	–40 °C to	o +125 ℃	Unit
				Min	Typ[1]	Max	Min	Max	
t _{pd}	propagation delay	SHCP to Q7S; see Figure 7	[2]						
	V _{CC} = 1.2 V		-	17.5	-	-	-	ns	
		V_{CC} = 1.65 V to 1.95 V		2.0	5.2	15.8	2.0	18.2	ns
		V_{CC} = 2.3 V to 2.7 V		1.5	3.2	8.1	1.5	9.3	ns
		$V_{CC} = 2.7 V$		1.5	3.5	7.6	1.5	8.7	ns
		V_{CC} = 3.0 V to 3.6 V		1.5	3.1	6.7	1.5	7.7	ns
		STCP to Qn; see Figure 8	[2]						
		V _{CC} = 1.2 V		-	19.3	-	-	-	ns
		V_{CC} = 1.65 V to 1.95 V		2.0	7.6	15.8	2.0	18.2	ns
		V_{CC} = 2.3 V to 2.7 V		1.5	4.8	8.1	1.5	9.3	ns
		$V_{CC} = 2.7 V$		1.5	5.2	7.6	1.5	8.7	ns
		V_{CC} = 3.0 V to 3.6 V		1.2	4.5	6.7	1.2	7.7	ns

74LVC594A-Q100

8-bit shift register with output register

Symbol	Parameter	Conditions	-40) °C to +8	5 °C	–40 °C to	o +125 ℃	Un
			Min	Typ[1]	Max	Min	Max	_
PHL	HIGH to LOW	SHR to Q7S; see Figure 11						
	propagation delay	V _{CC} = 1.2 V	-	12.0	-	-	-	ns
		$V_{CC} = 1.65 \text{ V}$ to 1.95 V	2.0	5.0	15.8	2.0	18.2	ns
		V_{CC} = 2.3 V to 2.7 V	1.5	3.8	8.1	1.5	9.3	ns
		$V_{CC} = 2.7 V$	1.2	3.9	7.6	1.2	8.7	ns
		$V_{CC} = 3.0 \text{ V} \text{ to } 3.6 \text{ V}$	1.2	3.3	6.7	1.2	7.7	ns
		STR to Qn; see Figure 12						
		V _{CC} = 1.2 V	-	20.0	-	-	-	ns
		V_{CC} = 1.65 V to 1.95 V	2.0	7.7	15.8	2.0	18.2	ns
		V_{CC} = 2.3 V to 2.7 V	1.5	5.0	8.1	1.5	9.3	ns
		$V_{CC} = 2.7 V$	1.2	5.3	7.6	1.2	8.7	ns
		$V_{CC} = 3.0 \text{ V} \text{ to } 3.6 \text{ V}$	1.2	4.4	6.7	1.2	7.7	ns
W	pulse width	SHCP, STCP HIGH or LOW; see <u>Figure 7</u> and <u>Figure 8</u>						
		$V_{CC} = 1.65 \text{ V}$ to 1.95 V	6.0	2.5	-	7.0	-	ns
		V_{CC} = 2.3 V to 2.7 V	5.0	2.0	-	5.5	-	ns
		$V_{CC} = 2.7 V$	4.5	1.5	-	5.0	-	ns
		$V_{CC} = 3.0 \text{ V} \text{ to } 3.6 \text{ V}$	4.0	1.5	-	4.5	-	ns
		SHR, STR LOW; see Figure 11 and Figure 12						
		$V_{CC} = 1.65 \text{ V}$ to 1.95 V	6.0	2.5	-	5.5	-	ns
		V_{CC} = 2.3 V to 2.7 V	4.0	2.0	-	4.5	-	ns
		$V_{CC} = 2.7 V$	2.5	1.5	-	3.0	-	ns
		$V_{CC} = 3.0 \text{ V} \text{ to } 3.6 \text{ V}$	2.5	1.5	-	3.0	-	ns
su	set-up time	DS to SHCP; see Figure 9						
		$V_{CC} = 1.65 \text{ V}$ to 1.95 V	5.0	1.0	-	5.5	-	ns
		V_{CC} = 2.3 V to 2.7 V	4.0	0.8	-	4.5	-	ns
		$V_{CC} = 2.7 V$	2.0	0.6	-	2.5	-	ns
		$V_{CC} = 3.0 \text{ V} \text{ to } 3.6 \text{ V}$	2.0	0.6	-	2.5	-	ns
		SHR to STCP; see Figure 10						
		V_{CC} = 1.65 V to 1.95 V	8.0	3.5	-	8.5	-	ns
		V_{CC} = 2.3 V to 2.7 V	5.0	2.1	-	5.5	-	ns
		$V_{CC} = 2.7 V$	4.0	1.8	-	4.5	-	ns
		$V_{CC} = 3.0 \text{ V} \text{ to } 3.6 \text{ V}$	4.0	1.7	-	4.5	-	ns
		SHCP to STCP; see Figure 8						
		V_{CC} = 1.65 V to 1.95 V	8.0	3.5	-	8.5	-	ns
		V_{CC} = 2.3 V to 2.7 V	5.0	2.1	-	5.5	-	ns
		$V_{CC} = 2.7 V$	4.0	1.8	-	4.5	-	ns
		$V_{CC} = 2.7 V$ $V_{CC} = 3.0 V \text{ to } 3.6 V$	4.0 4.0	1.8 1.7	-	4.5 4.5	-	

Dynamic characteristics ...continued referenced to CND (around = 0 V); for Table 7.

at airauit 10

74LVC594A_Q100 **Product data sheet**

8-bit shift register with output register

Symbol	Parameter	Conditions		-40	°C to +8	5 °C	–40 °C to	o +125 ℃	Unit
			_	Min	Typ[1]	Max	Min	Max	_
t _h	hold time	DS to SHCP; see Figure 9			1				
		V_{CC} = 1.65 V to 1.95 V		1.5	0.2	-	2.0	-	ns
		V_{CC} = 2.3 V to 2.7 V		1.5	0.1	-	2.0	-	ns
		$V_{CC} = 2.7 V$		+1.5	-0.1	-	+2.0	-	ns
		$V_{CC} = 3.0 \text{ V} \text{ to } 3.6 \text{ V}$		+1.0	-0.2	-	+1.5	-	ns
t _{rec} recovery time		SHR to SHCP, STR to STCP; see Figure 11 and Figure 12							
		V_{CC} = 1.65 V to 1.95 V		+5.0	-2.7	-	+5.5	-	ns
		V_{CC} = 2.3 V to 2.7 V		+4.0	-1.5	-	+4.5	-	ns
		$V_{CC} = 2.7 V$		+2.0	-1.0	-	+2.5	-	ns
		V_{CC} = 3.0 V to 3.6 V		+2.0	-1.0	-	+2.5	-	ns
f _{max}	maximum frequency	SHCP or STCP; see <u>Figure 7</u> and <u>Figure 8</u>							
		V_{CC} = 1.65 V to 1.95 V		80	130	-	70	-	MHz
		V_{CC} = 2.3 V to 2.7 V		100	140	-	90	-	MHz
		$V_{CC} = 2.7 V$		110	150	-	100	-	MHz
		V_{CC} = 3.0 V to 3.6 V		130	180	-	115	-	MHz
t _{sk(o)}	output skew time	$V_{CC} = 3.0 \text{ V} \text{ to } 3.6 \text{ V}$	[3]	-	-	1.0	-	1.5	ns
C _{PD}	power dissipation	$V_I = GND$ to V_{CC}	<u>[4]</u>						
	capacitance	V_{CC} = 1.65 V to 1.95 V		-	50	-	-	-	pF
		V_{CC} = 2.3 V to 2.7 V		-	45	-	-	-	pF
		$V_{CC} = 3.0 \text{ V} \text{ to } 3.6 \text{ V}$		-	44	-	-	-	pF

Table 7. Dynamic characteristics ...continued

Voltages are referenced to GND (ground = 0 V); for test circuit, see <u>Figure 13</u>.

[1] Typical values are measured at T_{amb} = 25 °C and V_{CC} = 1.8 V, 2.5 V, 2.7 V, and 3.3 V respectively.

[2] t_{pd} is the same as t_{PLH} and t_{PHL} .

[3] Skew between any two outputs of the same package switching in the same direction. This parameter is guaranteed by design.

[4] C_{PD} is used to determine the dynamic power dissipation (P_D in μ W).

 $P_{D} = C_{PD} \times V_{CC}^{2} \times f_{i} \times N + \sum (C_{L} \times V_{CC}^{2} \times f_{o}) \text{ where:}$

 f_i = input frequency in MHz;

 $f_o = output frequency in MHz;$

 C_L = output load capacitance in pF;


V_{CC} = supply voltage in V;

N = number of inputs switching;


 $\Sigma(C_L \times V_{CC}^2 \times f_o)$ = sum of outputs.

8-bit shift register with output register

12. Waveforms









 V_{OL} and V_{OH} are typical output voltage drops that occur with the output load.

Fig 8. The storage clock (STCP) to parallel data output (Qn) propagation delays, the storage clock pulse width and the shift clock to storage clock set-up time

74LVC594A-Q100

8-bit shift register with output register





74LVC594A-Q100

8-bit shift register with output register




Fig 11. The shift reset (SHR) pulse width, the shift reset to serial data output (Q7S) propagation delays and the shift reset to shift clock (SHCP) recovery time




Table 8. Measurement points

Supply voltage	Input	Output
V _{CC}	V _M	V _M
V_{CC} < 2.7 V	$0.5 imes V_{CC}$	$0.5 \times V_{CC}$
$V_{CC} \ge 2.7 \text{ V}$	1.5 V	1.5 V

74LVC594A-Q100

8-bit shift register with output register




Fig 13. Test circuit for measuring switching times

Table 9. Test data

Supply voltage	Input		Load	Load		V _{EXT}			
	VI	t _r , t _f	CL	RL	t _{PLH} , t _{PHL}	t _{PLZ} , t _{PZL}	t _{PHZ} , t _{PZH}		
1.2 V	V _{CC}	\leq 2 ns	30 pF	1 kΩ	open	$2 \times V_{CC}$	GND		
1.65 V to 1.95 V	V _{CC}	\leq 2 ns	30 pF	1 kΩ	open	$2\times V_{CC}$	GND		
2.3 V to 2.7 V	V _{CC}	\leq 2 ns	30 pF	500 Ω	open	$2\times V_{CC}$	GND		
2.7 V	2.7 V	\leq 2.5 ns	50 pF	500 Ω	open	$2\times V_{CC}$	GND		
3.0 V to 3.6 V	2.7 V	\leq 2.5 ns	50 pF	500 Ω	open	$2\times V_{CC}$	GND		

74LVC594A-Q100

8-bit shift register with output register

13. Package outline




Fig 14. Package outline SOT109-1 (SO16)

All information provided in this document is subject to legal disclaimers.

74LVC594A_Q100

14 of 20

8-bit shift register with output register





Fig 15. Package outline SOT403-1 (TSSOP16)

All information provided in this document is subject to legal disclaimers.

74LVC594A_Q100

8-bit shift register with output register



DHVQFN16: plastic dual in-line compatible thermal enhanced very thin quad flat package; no leads; 16 terminals; body 2.5 x 3.5 x 0.85 mm SOT763-1

Fig 16. Package outline SOT763-1 (DHVQFN16)

All information provided in this document is subject to legal disclaimers.

74LVC594A_Q100

8-bit shift register with output register

14. Abbreviations

Acronym	Description
-	Description
CDM	Charged Device Model
CMOS	Complementary Metal Oxide Semiconductor
DUT	Device Under Test
ESD	ElectroStatic Discharge
HBM	Human Body Model
TTL	Transistor-Transistor Logic

15. Revision history

Table 11. Revision history							
Document ID	Release date	Data sheet status	Change notice	Supersedes			
74LVC594A_Q100 v.1	20131115	Product data sheet	-	-			

8-bit shift register with output register

16. Legal information

16.1 Data sheet status

Document status[1][2]	Product status ^[3]	Definition
Objective [short] data sheet	Development	This document contains data from the objective specification for product development.
Preliminary [short] data sheet	Qualification	This document contains data from the preliminary specification.
Product [short] data sheet	Production	This document contains the product specification.

[1] Please consult the most recently issued document before initiating or completing a design.

[2] The term 'short data sheet' is explained in section "Definitions".

[3] The product status of device(s) described in this document may have changed since this document was published and may differ in case of multiple devices. The latest product status information is available on the Internet at URL http://www.nxp.com.

16.2 Definitions

Draft — The document is a draft version only. The content is still under internal review and subject to formal approval, which may result in modifications or additions. NXP Semiconductors does not give any representations or warranties as to the accuracy or completeness of information included herein and shall have no liability for the consequences of use of such information.

Short data sheet — A short data sheet is an extract from a full data sheet with the same product type number(s) and title. A short data sheet is intended for quick reference only and should not be relied upon to contain detailed and full information. For detailed and full information see the relevant full data sheet, which is available on request via the local NXP Semiconductors sales office. In case of any inconsistency or conflict with the short data sheet, the full data sheet shall prevail.

Product specification — The information and data provided in a Product data sheet shall define the specification of the product as agreed between NXP Semiconductors and its customer, unless NXP Semiconductors and customer have explicitly agreed otherwise in writing. In no event however, shall an agreement be valid in which the NXP Semiconductors product is deemed to offer functions and qualities beyond those described in the Product data sheet.

16.3 Disclaimers

Limited warranty and liability — Information in this document is believed to be accurate and reliable. However, NXP Semiconductors does not give any representations or warranties, expressed or implied, as to the accuracy or completeness of such information and shall have no liability for the consequences of use of such information. NXP Semiconductors takes no responsibility for the content in this document if provided by an information source outside of NXP Semiconductors.

In no event shall NXP Semiconductors be liable for any indirect, incidental, punitive, special or consequential damages (including - without limitation - lost profits, lost savings, business interruption, costs related to the removal or replacement of any products or rework charges) whether or not such damages are based on tort (including negligence), warranty, breach of contract or any other legal theory.

Notwithstanding any damages that customer might incur for any reason whatsoever, NXP Semiconductors' aggregate and cumulative liability towards customer for the products described herein shall be limited in accordance with the *Terms and conditions of commercial sale* of NXP Semiconductors.

Right to make changes — NXP Semiconductors reserves the right to make changes to information published in this document, including without limitation specifications and product descriptions, at any time and without notice. This document supersedes and replaces all information supplied prior to the publication hereof.

Suitability for use in automotive applications - This NXP

Semiconductors product has been qualified for use in automotive applications. Unless otherwise agreed in writing, the product is not designed, authorized or warranted to be suitable for use in life support, life-critical or safety-critical systems or equipment, nor in applications where failure or malfunction of an NXP Semiconductors product can reasonably be expected to result in personal injury, death or severe property or environmental damage. NXP Semiconductors and its suppliers accept no liability for inclusion and/or use of NXP Semiconductors products in such equipment or applications and therefore such inclusion and/or use is at the customer's own risk.

Applications — Applications that are described herein for any of these products are for illustrative purposes only. NXP Semiconductors makes no representation or warranty that such applications will be suitable for the specified use without further testing or modification.

Customers are responsible for the design and operation of their applications and products using NXP Semiconductors products, and NXP Semiconductors accepts no liability for any assistance with applications or customer product design. It is customer's sole responsibility to determine whether the NXP Semiconductors product is suitable and fit for the customer's applications and products planned, as well as for the planned application and use of customer's third party customer(s). Customers should provide appropriate design and operating safeguards to minimize the risks associated with their applications and products.

NXP Semiconductors does not accept any liability related to any default, damage, costs or problem which is based on any weakness or default in the customer's applications or products, or the application or use by customer's third party customer(s). Customer is responsible for doing all necessary testing for the customer's applications and products using NXP Semiconductors products in order to avoid a default of the applications and the products or of the application or use by customer's third party customer(s). NXP does not accept any liability in this respect.

Limiting values — Stress above one or more limiting values (as defined in the Absolute Maximum Ratings System of IEC 60134) will cause permanent damage to the device. Limiting values are stress ratings only and (proper) operation of the device at these or any other conditions above those given in the Recommended operating conditions section (if present) or the Characteristics sections of this document is not warranted. Constant or repeated exposure to limiting values will permanently and irreversibly affect the quality and reliability of the device.

Terms and conditions of commercial sale — NXP Semiconductors products are sold subject to the general terms and conditions of commercial sale, as published at http://www.nxp.com/profile/terms, unless otherwise agreed in a valid written individual agreement. In case an individual agreement is concluded only the terms and conditions of the respective agreement shall apply. NXP Semiconductors hereby expressly objects to applying the customer's general terms and conditions with regard to the purchase of NXP Semiconductors products by customer.

8-bit shift register with output register

No offer to sell or license — Nothing in this document may be interpreted or construed as an offer to sell products that is open for acceptance or the grant, conveyance or implication of any license under any copyrights, patents or other industrial or intellectual property rights.

Export control — This document as well as the item(s) described herein may be subject to export control regulations. Export might require a prior authorization from competent authorities.

Translations — A non-English (translated) version of a document is for reference only. The English version shall prevail in case of any discrepancy between the translated and English versions.

16.4 Trademarks

Notice: All referenced brands, product names, service names and trademarks are the property of their respective owners.

17. Contact information

For more information, please visit: <u>http://www.nxp.com</u>

For sales office addresses, please send an email to: salesaddresses@nxp.com

8-bit shift register with output register

18. Contents

1	General description 1
2	Features and benefits 1
3	Applications 2
4	Ordering information 2
5	Functional diagram 2
6	Pinning information 4
6.1	Pinning 4
6.2	Pin description 4
7	Functional description 5
8	Limiting values 5
9	Recommended operating conditions 6
10	Static characteristics 6
11	Dynamic characteristics 7
12	Waveforms 10
13	Package outline 14
14	Abbreviations 17
15	Revision history 17
16	Legal information
16.1	Data sheet status 18
16.2	Definitions
16.3	Disclaimers 18
16.4	Trademarks 19
17	Contact information 19
18	Contents

Please be aware that important notices concerning this document and the product(s) described herein, have been included in section 'Legal information'.

© NXP B.V. 2013.

All rights reserved.

For more information, please visit: http://www.nxp.com For sales office addresses, please send an email to: salesaddresses@nxp.com

Date of release: 15 November 2013 Document identifier: 74LVC594A_Q100