

6 MHz, 425 mA, ultra small DC-to-DC buck converter Rev. 1 — 8 February 2013 Product

Product data sheet

#### **Product profile** 1.

## 1.1 General description

The DC6M40xX6 family consists of highly efficient 6 MHz, 425 mA step-down DC-to-DC converters. The devices convert input voltages between 2.3 V and 5.5 V to fixed output voltages of 1.8 V or 2.85 V.

The devices of DC6M40xX6 family are optimized for battery-driven applications. Their high efficiency of up to 95 % enables an extended battery life in all portable designs. Buck operation at a switching frequency of 6 MHz allows using only a small low-cost 470 nH coil and two capacitors. Besides working with standard chip inductors, the DC6M40xX6 family devices also support Printed-Circuit Board (PCB) coils and air coils.

Product versions with and without automatic mode selection between Pulse Frequency Modulation (PFM) and Pulse Width Modulation (PWM) are available. Optionally the devices can be switched to forced PWM mode.

## 1.2 Features and benefits

- Efficiency up to 95 %
- Extremely low output ripple in PWM and PFM mode
- ±2 % total DC output voltage accuracy
- Soft start function for limiting inrush current
- Short circuit and over-temperature protection
- Integrated flyback diode
- Enable input operates with an active HIGH or with a clock signal
- Wafer-Level Chip-Size Package (WLCSP) with 0.4 mm pitch

## **1.3 Applications**

- Smartphones
- Mobile handsets
- Digital Still Cameras (DSC)
- Tablet PCs
- Mobile Internet Devices (MID)
- Portable Media Players (PMP)

### 1.4 Quick reference data

- I<sub>O</sub> = 425 mA (max)
- V<sub>O</sub> = 1.8 V or 2.85 V
- Supply current I<sub>CC</sub> = 0.2 μA in standby mode
- Switching frequency f<sub>clk(PWM)</sub> = 6 MHz
- V<sub>1</sub> = 2.3 V to 5.5 V



### 6 MHz, 425 mA, ultra small DC-to-DC buck converter

## 2. Pinning information




Table 1.	Pin	description
Symbol	Pin	Description
MODE [1]	A1	voltage select/mode select/XSHUTDOWN
IN	A2	supply input voltage
SW	B1	output voltage switch regulator
EN	B2	enable
FB	C1	control feedback
GND	C2	ground

[1] Mode function depends on the chosen version of the buck converter as listed in Table 3 and 4.

6 MHz, 425 mA, ultra small DC-to-DC buck converter

## 3. Ordering information

DC6M40xX6 family is available with different modes or output voltages and can be supplied upon request and acceptance from NXP Semiconductors. For more details, see <u>Section 19</u>.

#### Table 2.Ordering information

Type number	Package		
	Name	Description	Version
DC6M40xX6 family	WLCSP6	wafer-level chip-size package; 6 bumps (3 $\times$ 2) [1]	-

[1] Size  $1.36 \times 0.96 \times 0.47$  mm

### 3.1 Ordering options

#### Table 3. Ordering options for DC6M401X6 [1]

Type number	Mode option	Nominal output voltage (V <sub>O(nom)</sub> )
DC6M401X6/18S	select automatic PWM/PFM or forced PWM mode	1.8 V
DC6M401X6/285S	select automatic PWM/PFM or forced PWM mode	2.85 V


[1] For detail information about options see <u>Section 5</u>, about functional selection see <u>Section 5.6</u>.

#### Table 4. Ordering options for DC6M402X6 [1]

Type number	Mode option	Nominal output	voltage (V <sub>O(nom)</sub> )
		MODE = LOW	MODE = HIGH
DC6M402X6/18285A	output voltage select; automatic PWM/PFM mode	1.8 V	2.85 V


[1] For detail information about options see <u>Section 5</u>, about functional selection see <u>Section 5.6</u>.

#### 3.1.1 Naming convention




6 MHz, 425 mA, ultra small DC-to-DC buck converter

## 4. Block diagram



## 5. Functional description

The step-down converter (Figure 4) generates a regulated constant output voltage behind an externally connected coil at pin SW. For this operation only the inductor and two filter capacitors are required. No additional flyback diode is needed. Place the pick-off pin for FB behind the inductor to sense the output voltage.



The step-down converter starts a switching cycle with an active P-channel MOS (PMOS) which allows rising the output voltage until a defined value is reached. Then the feedback circuit turns off the PMOS switch and turns on the N-channel MOS (NMOS) as active rectification.

The step-down converter (Figure 3) consists of an integrated oscillator. It runs at high frequency to compare the return path and to control the PWM/PFM logic block and the break-before-make circuit of the integrated NMOS and PMOS transistor. This allows reaching constant output voltage with high efficiency and low output ripple.

### 5.1 Automatic PWM/PFM mode

Battery-driven applications need power-saving options. Therefore the DC-to-DC converter provides a current-sensing circuit which detects the output current. If the current is below a certain threshold, the system switches to PFM mode. In this operation, the converter uses less current and saves battery operation time. This automode can be switched off to the forced PFM mode (see <u>Section 5.6</u>).

### 5.2 Inrush current limiter (soft start)

The DC6M40xX6 family has an integrated soft start function to limit the maximum inrush current and to reduce an input voltage dip. Therefore the system has a turn-on procedure which starts up step-by-step over 300  $\mu$ s and limits the inrush current via a duty cycle control up to the maximum current capability.

### 5.3 Thermal protection

The DC6M40xX6 family products have an integrated thermal protection. The protection circuit senses the internal temperature of the chip and switches off the integrated PMOS power switch transistor when a defined maximum temperature is reached. After the temperature returns to a safe value, the system restarts with a soft start.

#### 6 MHz, 425 mA, ultra small DC-to-DC buck converter

#### 5.4 Short-circuit and overcurrent protection

The short-circuit and overcurrent protection senses the current through the integrated PMOS high-side driver. If the diagnostic circuit detects an overcurrent, the system switches off the PMOS to break the current flow.

### 5.5 Enable (EN)

All products have an enable pin EN which enables the device by a constant logic HIGH signal but also by applying an alternating (clock) signal to the enable pin. All devices start with a soft start (Section 5.2).

If EN is forced to a LOW level, the system is in Power-down mode. Then the input current is negligible and the output voltage sets to LOW via a resistor.

It is possible to enable all DC6M40xX6 family products by applying a clock signal which is used to enable other parts of a certain circuit such as camera modules based on the Standard Mobile Imaging Architecture (SMIA) specification. The required signal frequency has to be in the range of 5 MHz to 27 MHz with a duty cycle between 40 % and 60 %.

#### Table 5.Function selection

EN logic level	Description
HIGH or clock signal	operation
LOW	shut down

### 5.6 Function selection (MODE)

Table O

Depending on the product version, three different operation modes are available for the MODE pin.

#### 5.6.1 Automatic PWM/PFM and forced PWM mode

Evention as lesting DOOM 404 VO

The default operation mode is the automatic selection mode. This mode switches the device between PWM and PFM to reduce power consumption as described in <u>Section 5.1</u>.

The automatic mode of DC6M401X6 can be switched off to use only the PWM mode. DC6M402X6 does not have this option but is available with fix mode (automatic or forced PWM).

Table 6. Function selection DC6W401X6	
MODE logic level	Description
LOW	automatic PWM/PFM mode
HIGH	forced PWM mode

DC6M40XX6\_FAM

#### 6 MHz, 425 mA, ultra small DC-to-DC buck converter

#### 5.6.2 Output voltage select

DC6M402X6 offers the option to select the output voltage  $V_O$  depending on the logic level applied to the MODE pin. Depending on the logic input level either the LOW or the HIGH output voltage is selected. Table 7 illustrates this behavior.

Table 7.	Output voltage selection	DC6M402X6
----------	--------------------------	-----------

MODE logic level	Output voltage
LOW	low voltage
HIGH	high voltage

The MODE input pin has no default level. To prevent undefined states, it has to be applied with a clear LOW or HIGH level.

## 6. Limiting values

# Table 8. Limiting values In accordance with the Absolute

In accordance with the Absolute Maximum Rating System (IEC 60134).

Symbol	Parameter	Conditions	Min	Max	Unit
V <sub>IN</sub>	voltage on pin IN	4 ms transient	-0.5	+6.0	V
VI	input voltage	on pins EN, MODE, FB	-0.5	+5.5	V
Vo	output voltage	on pin SW	-0.5	+5.5	V
P <sub>tot</sub>	total power dissipation		-	800	mW
T <sub>stg</sub>	storage temperature		-55	+150	°C
Тj	junction temperature		-30	+125	°C
T <sub>amb</sub>	ambient temperature		-40	+85	°C
$V_{ESD}$	electrostatic discharge voltage	human body model (JESD22-001)	-2	+2	kV
		machine model (JESD22-A115)	-200	+200	V

## 7. Recommended operating conditions

#### Table 9.Operating conditions

At recommended operating conditions;  $T_{amb} = 25 \text{ °C}$ ; voltages are referenced to GND (0 V); unless otherwise specified.

Symbol	Parameter	Conditions		Min	Тур	Max	Unit
V <sub>IN</sub>	voltage on pin IN			2.3	-	5.5	V
VI	input voltage	on pins EN, MODE, FB		-0.5	-	V <sub>IN</sub> + 0.3	V
lo	output current			0	-	425	mA
C <sub>i(ext)</sub>	external input capacitance		<u>[1]</u>	-	4.7	10	μF
C <sub>o(ext)</sub>	external output capacitance		<u>[1]</u>	2.2	4.7	-	μF
L <sub>o(ext)</sub>	external output inductance		<u>[1]</u>	-	0.47	-	μH

[1] See Section 10 "Application information".

All information provided in this document is subject to legal disclaimers.

6 MHz, 425 mA, ultra small DC-to-DC buck converter

## 8. Static characteristics

#### Table 10. Characteristics

At recommended input voltages and  $T_{amb} = -40$  °C to +85 °C; voltages are referenced to GND (ground = 0 V); unless otherwise specified.

	Symbol	Parameter	Conditions		Min	Тур	Max	Unit
$ \begin{array}{cccc} \mbox{Vi} & \mbox{input voltage} & \mbox{Vo} = 1.8 \ V & \mbox{Vo} = 2.8 \ V & \mbox{Vo} & \mbo$	Input voltag	ge and input current						
$ \begin{array}{ c c c } V_{0} = 2.85 \ V & 3.7 & - & 5.5 & V \\ I_{CC} & supply current & operating; PVM mode; \\ I_{0} = 0 \ A & operating; PFM mode; \\ I_{0} = 0 \ A \ A \ A \ A \ A \ A \ A \ A \ A \$			V <sub>O</sub> = 1.8 V		2.8	-	5.5	V
$\begin{tabular}{ c c c c } & & & & & & & & & & & & & & & & & & &$			V <sub>O</sub> = 2.85 V		3.7	-	5.5	V
$\begin{split} & \int_{O} = 0 \ A^{-1} & is a b   d \\ & d   s a b   d \\ & d   s a b   d \\ & & & & & & & & & & & & & & & & & &$	I <sub>CC</sub>	supply current			-	8	-	mA
Output voltage and output current         I         0.98 × Vo(nom)         Vo(nom)         1.02 × Vo(nom)         Vo(nom)         1.02 × Vo(nom)         Vo(nom)         1.02 × Vo(nom)         Vo(nom)         1.02 × Vo(nom)         Vo(nom)         1.04 ×         V           Io(max)         maximum output current         425         -         -         m/         Vo(nom)         1.04 ×         V           Io(max)         maximum output current         425         -         -         m/           Vo(ripple(ip-p)         peak-to-peak ripple output voltage         0 mA < Io < 400 mA; io < 425 mA; vi = Vo(nom) + 1.2 V					-	180	-	μΑ
			disabled		-	0.2	-	μΑ
$ \frac{V_{O(nom)} = V_{O(nom)} = $	Output volt	age and output current						
auto PWM/PFM mode $V_{O(nom)}$ $V_{O(nom)}$ $I_{O(max)}$ maximum output current         425         -         -         m/ $V_{o(ripple)(p-p)}$ peak-to-peak ripple output voltage         0 mA < I_O < 100 mA; $V_I = V_{O(nom)} + 1.2$ V         1         -         10         m/           Line regulation         100 mA < I_O < 425 mA; $V_I = V_{O(nom)} + 1.2$ V         11         -         7         15         m/           Load regulation         auto provide ge variation as a function of input voltage variation as a function of load current variation         2.3 V < V_I < 5.5 V; I = 200 mA         -         0.033         -         %/           Load regulation         Viput voltage variation as a function of load current variation         0 A < I_O < 425 mA	Vo	output voltage	$I_O \ge 15 \text{ mA}$	<u>[1]</u>		V <sub>O(nom)</sub>		V
$\begin{split} & V_{0(ripple)(p-p)}  \text{peak-to-peak ripple output voltage} & 0 \text{ mA} < I_0 < 100 \text{ mA}; & [1] - & - & 10 & \text{mA}; \\ & V_l = V_{0(nom)} + 1.2 \text{ V} & 100 \text{ mA}; \\ & V_l = V_{0(nom)} + 1.2 \text{ V} & 100 \text{ mA}; \\ & V_l = V_{0(nom)} + 1.2 \text{ V} & 100 \text{ mA}; \\ & V_l = V_{0(nom)} + 1.2 \text{ V} & 100 \text{ mA}; \\ & V_l = V_{0(nom)} + 1.2 \text{ V} & 100 \text{ mA}; \\ & V_l = V_{0(nom)} + 1.2 \text{ V} & 100 \text{ mA}; \\ & V_l = V_{0(nom)} + 1.2 \text{ V} & 100 \text{ mA}; \\ & V_l = V_{0(nom)} + 1.2 \text{ V} & 100 \text{ mA}; \\ & V_l = V_{0(nom)} + 1.2 \text{ V} & 100 \text{ mA}; \\ & V_l = V_{0(nom)} + 1.2 \text{ V} & 100 \text{ mA}; \\ & V_l = V_{0(nom)} + 1.2 \text{ V} & 100 \text{ mA}; \\ & V_l = V_{0(nom)} + 1.2 \text{ V} & 100 \text{ mA}; \\ & V_l = 200 \text{ mA} & - & 0.03 & - & \% \\ & V_{00}/\Delta I_L & \text{output voltage variation as a function of input voltage variation as a function of load current variation \\ & V_0/\Delta I_L & \text{output voltage variation as a function of load current variation \\ & V_{IH} & \text{HIGH-level input voltage} & 0 \text{ A} < I_0 < 425 \text{ mA} & - & 0.003 & - & \% \\ & V_{IH} & \text{HIGH-level input voltage} & 1 & - & - & V \\ & V_{IL} & \text{LOW-level input voltage} & 1 & - & - & V \\ & V_{IH} & \text{HIGH-level input voltage} & 1 & - & - & V \\ & V_{IH} & \text{HIGH-level input voltage} & 1 & - & - & V \\ & V_{IH} & \text{HIGH-level input voltage} & 1 & - & - & V \\ & V_{IL} & \text{LOW-level input voltage} & - & & - & 0.4 & V \\ & V_{IH} & \text{HIGH-level input voltage} & - & & - & 0.4 & V \\ & V_{IH} & \text{HIGH-level input voltage} & - & & - & 0.4 & V \\ & V_{IH} & \text{HIGH-level input voltage} & - & & - & 0.4 & V \\ & V_{IH} & \text{HIGH-level input voltage} & - & & - & 0.4 & V \\ & V_{IH} & \text{HIGH-level input voltage} & - & & - & 0.4 & V \\ & V_{IH} & \text{HIGH-level input voltage} & - & & - & 0.4 & V \\ & V_{IH} & \text{HIGH-level input voltage} & - & & - & 1 & \mu A \\ \\ & & & & & & & & & & & & & & & & &$			-	<u>[1]</u>		V <sub>O(nom)</sub>		V
$\begin{array}{c c c c c } V_{I} = V_{O(nom)} + 1.2 \ V \\ \hline V_{I} = V_{O(nom)} + 1.2 \ V \\ \hline 100 \ mA < I_{O} < 425 \ mA; \\ V_{I} = V_{O(nom)} + 1.2 \ V \\ \hline V_{I} = V_{O(nom)} + 1.2 \ V \\ \hline V_{I} = V_{O(nom)} + 1.2 \ V \\ \hline V_{I} = V_{O(nom)} + 1.2 \ V \\ \hline V_{I} = V_{O(nom)} + 1.2 \ V \\ \hline V_{I} = V_{O(nom)} + 1.2 \ V \\ \hline V_{I} = V_{O(nom)} + 1.2 \ V \\ \hline V_{I} = 200 \ mA \\ \hline V_{I} = 1.2 \ V $	I <sub>O(max)</sub>	maximum output current			425	-	-	mA
V <sub>I</sub> = V <sub>O(nom</sub> ) + 1.2 VLine regulation $\Delta V_0 / \Delta V_1$ output voltage variation as a function of input voltage variation $2.3 \vee < V_1 < 5.5 \vee ;$ I = 200 mA- $0.03$ -%/Load regulation $\Delta V_0 / \Delta I_L$ output voltage variation as a function of load current variation $0 \wedge < I_0 < 425 \text{ mA}$ - $0.003$ -%/Pin ENVI <sub>H</sub> HIGH-level input voltage1VV <sub>IL</sub> LOW-level input voltage-0.4VI <sub>H</sub> HIGH-level input voltage1VV <sub>IL</sub> LOW-level input voltage1VV <sub>IH</sub> HIGH-level input voltage1VV <sub>IH</sub> HIGH-level input voltage-0.4VV <sub>IH</sub> HIGH-level input voltage0.4VV <sub>IL</sub> LOW-level input voltage1 $\mu A$ Colspan="6">Colspan="6">Colspan="6">Colspan="6">Colspan="6">Colspan="6">Colspan="6">Colspan="6">Colspan="6">Colspan="6">Colspan="6">Colspan="6">Colspan="6">Colspan="6">Colspan="6">Colspan="6">Colspan="6"C	V <sub>o(ripple)(p-p)</sub>	peak-to-peak ripple output voltage		<u>[1]</u>	-	-	10	mV
$\begin{array}{c} \Delta V_{Q}/\Delta V_{I} & \text{output voltage variation as a function of input voltage variation} & 2.3 \ V < V_{I} < 5.5 \ V; \\ I = 200 \ \text{mA} & I = 100 \ m$				<u>[1]</u>	-	7	15	mV
function of input voltage variationI = 200 mÅLoad regulation $\Delta V_0/\Delta I_L$ output voltage variation as a function of load current variation $0 \ A < I_O < 425 \ mA$ - $0.003$ - $\%/c$ Pin EN $V_{IH}$ HIGH-level input voltage1V $V_{IL}$ LOW-level input voltage $0.4$ V $I_{IH}$ HIGH-level input current $V_{IH} = 1.2 \ V$ 1 $\mu A$ Pin MODE $V_{IL}$ LOW-level input voltage1V $V_{IH}$ HIGH-level input voltage1V $V_{IH}$ HIGH-level input voltage0.4V $V_{IL}$ LOW-level input voltage0.4V $V_{IH}$ HIGH-level input voltage1 $\mu A$ $V_{IL}$ LOW-level input voltage1 $\mu A$ $V_{IH}$ HIGH-level input current $V_{IH} = 1.2 \ V$ 1 $\mu A$ Clock frequencyWM clock frequency5.46.06.6MH	Line regulati	on						
$\Delta V_0 / \Delta I_L$ output voltage variation as a function of load current variation $0 \ A < I_0 < 425 \ mA$ - $0.003$ - $\% / m$ Pin ENVIHHIGH-level input voltage1V $V_{IL}$ LOW-level input voltage1 $V$ $V_{IL}$ LOW-level input voltage $V_{IH} = 1.2 \ V$ 1 $\mu A$ Pin MODEVVIHHIGH-level input voltage1 $V$ $V_{IL}$ LOW-level input voltage1 $V$ $V_{IL}$ HIGH-level input voltage $0.4 \ V$ $I_{IH}$ HIGH-level input voltage $0.4 \ V$ $V_{IL}$ LOW-level input voltage $1 \ \mu A$ Clock frequency and duty cycle1 $\mu A$ $f_{clk(PVM)}$ PWM clock frequency $5.4 \ 6.0 \ 6.6 \ MH$	$\Delta V_0 / \Delta V_1$		-		-	0.03	-	%/V
function of load current variation         Pin EN         VI <sub>I</sub> HIGH-level input voltage       1       -       -       V         V <sub>IL</sub> LOW-level input voltage       -       0.4       V         I <sub>IH</sub> HIGH-level input current       V <sub>IH</sub> = 1.2 V       -       -       1 $\mu$ A         Pin MODE       V       VIL       LOW-level input voltage       1       -       -       V         VIH       HIGH-level input voltage       1       -       -       V       V         VIL       LOW-level input voltage       1       -       -       V         VIL       LOW-level input voltage       -       -       0.4       V         VIL       LOW-level input voltage       -       -       0.4       V         IIH       HIGH-level input current       VIH = 1.2 V       -       -       1 $\mu$ A         Clock frequency and duty cycle       5.4       6.0       6.6       MH	Load regulat	tion						
V <sub>IH</sub> HIGH-level input voltage         1         -         V           V <sub>IL</sub> LOW-level input voltage         -         -         0.4         V           I <sub>IH</sub> HIGH-level input current         V <sub>IH</sub> = 1.2 V         -         -         1 $\mu$ A           Pin MODE         V         -         -         1 $\mu$ A           VIL         LOW-level input voltage         1         -         -         V           VIL         LOW-level input voltage         1         -         -         V           VIL         LOW-level input voltage         -         -         0.4         V           I <sub>IH</sub> HIGH-level input voltage         -         -         0.4         V           I <sub>IH</sub> HIGH-level input current         V <sub>IH</sub> = 1.2 V         -         -         1 $\mu$ A           Clock frequency and duty cycle         -         -         1 $\mu$ A           f <sub>clk(PWM)</sub> PWM clock frequency         5.4         6.0         6.6         MH	$\Delta V_0 / \Delta I_L$		0 A < I <sub>O</sub> < 425 mA		-	0.003	-	%/mA
VIL         LOW-level input voltage         -         -         0.4         V $I_{IH}$ HIGH-level input current $V_{IH} = 1.2$ V         -         -         1 $\mu$ A           Pin MODE         V         VIII         HIGH-level input voltage         1         -         -         V $V_{IH}$ HIGH-level input voltage         1         -         -         V $V_{IL}$ LOW-level input voltage         -         0.4         V $V_{IL}$ LOW-level input voltage         -         0.4         V $I_{IH}$ HIGH-level input current $V_{IH} = 1.2$ V         -         -         0.4         V $I_{IH}$ HIGH-level input current $V_{IH} = 1.2$ V         -         -         1 $\mu$ A           Clock frequency and duty cycle         -         -         1 $\mu$ A $f_{clk(PWM)}$ PWM clock frequency         5.4         6.0         6.6         MH	Pin EN							
I <sub>IH</sub> HIGH-level input current $V_{IH} = 1.2$ V1 $\mu A$ Pin MODE $V_{IH}$ HIGH-level input voltage1V $V_{IL}$ LOW-level input voltage0.4V $I_{IH}$ HIGH-level input current $V_{IH} = 1.2$ V1 $\mu A$ Clock frequency and duty cycle $f_{clk(PWM)}$ PWM clock frequency5.46.06.6MH	V <sub>IH</sub>	HIGH-level input voltage			1	-	-	V
Pin MODEVIHHIGH-level input voltage1-VVILLOW-level input voltage-0.4VIIHHIGH-level input current $V_{IH} = 1.2$ V1 $\mu A$ Clock frequency and duty cyclefclk(PWM)PWM clock frequency5.46.06.6MH	V <sub>IL</sub>	LOW-level input voltage			-	-	0.4	V
VIHHIGH-level input voltage1-VVILLOW-level input voltage0.4VIIHHIGH-level input current $V_{IH} = 1.2$ V1 $\mu A$ Clock frequency and duty cyclef <sub>clk(PWM)</sub> PWM clock frequency5.46.06.6MH	I <sub>IH</sub>	HIGH-level input current	V <sub>IH</sub> = 1.2 V		-	-	1	μΑ
$V_{IL}$ LOW-level input voltage-0.4V $I_{IH}$ HIGH-level input current $V_{IH} = 1.2$ V1 $\mu A$ Clock frequency and duty cycle $f_{clk(PWM)}$ PWM clock frequency5.46.06.6MH	Pin MODE							
I <sub>IH</sub> HIGH-level input current $V_{IH} = 1.2$ V1μAClock frequency and duty cyclef <sub>clk(PWM)</sub> PWM clock frequency5.46.06.6MH	V <sub>IH</sub>	HIGH-level input voltage			1	-	-	V
Clock frequency and duty cycle         f <sub>clk(PWM)</sub> PWM clock frequency       5.4       6.0       6.6       MH	V <sub>IL</sub>	LOW-level input voltage			-	-	0.4	V
$f_{clk(PWM)}$ PWM clock frequency 5.4 6.0 6.6 MH	I <sub>IH</sub>	HIGH-level input current	V <sub>IH</sub> = 1.2 V		-	-	1	μΑ
	Clock frequ	ency and duty cycle						
$f_{clk(PFM)}$ PFM clock frequency 0 - 6.6 MH	f <sub>clk(PWM)</sub>	PWM clock frequency			5.4	6.0	6.6	MHz
	f <sub>clk(PFM)</sub>	PFM clock frequency			0	-	6.6	MHz

### 6 MHz, 425 mA, ultra small DC-to-DC buck converter


#### Table 10. Characteristics ... continued

At recommended input voltages and  $T_{amb} = -40$  °C to +85 °C; voltages are referenced to GND (ground = 0 V); unless otherwise specified.

Symbol	Parameter	Conditions	Min	Тур	Max	Unit
δ	duty cycle	forced PWM mode			Max 100 92 100 92 - - - - - -	
		DC6M401X6/285S	2	-	100	%
		all other devices	2	-	92	%
		automatic forced PWM/PFM mode				
		DC6M401X6/285S	0	-	100	%
		all other devices	0	-	92	%
Overtempe	erature and overcurrent protection					
T <sub>sd</sub>	shutdown temperature		-	150	-	°C
T <sub>sd(hys)</sub>	shutdown temperature hysteresis		-	40	-	K
l <sub>Olim</sub>	output current limit		0.8	1.1	-	А
l <sub>inrush(lim)</sub>	inrush current limit		-	0.3	-	А
Switches						
R <sub>DSon</sub>	drain-source on-state resistance	P-channel FET; $V_{DS}$ = 3.6 V	-	0.15	-	Ω
		N-channel FET; $V_{DS}$ = 3.6 V	-	0.3	-	Ω
l <sub>leak</sub>	leakage current	$ V_{DS}  = 5 V$	-	-	1	μA

[1] V<sub>O(nom)</sub> = nominal output voltage (device specific).


## 9. Dynamic characteristics



### 9.1 Efficiency


All information provided in this document is subject to legal disclaimers.

6 MHz, 425 mA, ultra small DC-to-DC buck converter




## 9.2 Output voltage ripple

## 9.3 Output voltage variation




6 MHz, 425 mA, ultra small DC-to-DC buck converter



## 9.4 Line transient response


## 9.5 Load transient response



6 MHz, 425 mA, ultra small DC-to-DC buck converter


### 9.6 Start-up/enable

The start-up sequence is described by time-dependent current and voltage behavior.



## **10.** Application information

The DC-to-DC converter requires an external coil and two decoupling capacitors.



6 MHz, 425 mA, ultra small DC-to-DC buck converter

### 10.1 Recommended inductors

#### Table 11. Recommended inductors (Figure 14)

Manufacture	Series	Dimensions (mm)
MURATA	LQM21PN1R0NGR	$2.0\times1.2\times1.0$ maximum height
	LQM21PNR54MG0	$2.0 \times 1.2 \times 1.0$ maximum height
	LQM21PNR47MC0	$2.0\times1.2\times0.55$ maximum height
	LQM21PN1R0MC0	$2.0\times1.2\times0.55$ maximum height
FDK	MIPSZ2012DOR5	$2.0 \times 1.2 \times 1.0$ maximum height
	MIPS2012D1R0	$2.0 \times 1.2 \times 1.0$ maximum height


### 10.2 Input capacitor

To eliminate unwanted voltage transients at the input, place an input decoupling capacitor of more than 4.7  $\mu$ F as close as possible to the input pin. Use therefore a capacitor with a low Equivalent Series Resistance (ESR).

#### 10.3 Output capacitor

Use a suppressor capacitor of more that 10  $\mu$ F for the output (<u>Figure 14</u>). Because of the narrow spread, high temperature stability and low ESR at high frequencies use the dielectric X7R or X5R.

## 11. Marking



#### Table 12. Marking codes


Drawing reference	Marking code	Product version
A	1	DC6M401X6
	2	DC6M40 <b>2</b> X6
В	G	DC6M40xX6\ <b>18</b> x (V <sub>O</sub> = 1.8 V)
	Z	DC6M40xX6\ <b>285</b> x (V <sub>O</sub> = 2.85 V)
	GZ	DC6M402X6\ <b>18285</b> x (V <sub>O</sub> = 1.8 V or 2.85 V)
С	A	DC6M402X6/xxxxA
	S	DC6M401X6/xx <b>S</b>
YYYY	part of lot ID for traceability	-

### **NXP Semiconductors**

# DC6M40xX6 family

6 MHz, 425 mA, ultra small DC-to-DC buck converter

## 12. Package outline



WLCSP6: wafer level chip-size package; 6 bumps (3 x 2)

#### Fig 16. Package outline WLCSP6

### Table 13. Dimensions of WLCSP6 (Figure 16)

Symbol	Min	Тур	Мах	Unit	
D	1.31	1.36	1.41	mm	
E	0.91	0.96	1.01	mm	
A	0.44	0.47	0.50	mm	
A1	0.18	0.20	0.22	mm	
A2	0.25	0.27	0.29	mm	
е	0.35	0.40	0.45	mm	
e1	0.70	0.80	0.90	mm	
b	0.21	0.26	0.31	mm	

DC6M40XX6\_FAM
Product data sheet

All information provided in this document is subject to legal disclaimers. **Rev. 1 — 8 February 2013** 

6 MHz, 425 mA, ultra small DC-to-DC buck converter

## 13. Soldering




Table 14. Dimensions of soldering footprint WLCSP6 (Figure 17)

		•		
Symbol	Min	Тур	Max	Unit
D	0.91	0.96	1.01	mm
E	1.31	1.36	1.41	mm
С	-	0.25	-	mm
е	-	0.4	-	mm
f	-	0.325	-	mm

## 14. Soldering of WLCSP packages

### 14.1 Introduction to soldering WLCSP packages

This text provides a very brief insight into a complex technology. A more in-depth account of soldering WLCSP (Wafer Level Chip-Size Packages) can be found in application note *AN10439 "Wafer Level Chip Scale Package"* and in application note *AN10365 "Surface mount reflow soldering description"*.

Wave soldering is not suitable for this package.

All NXP WLCSP packages are lead-free.

### 14.2 Board mounting

Board mounting of a WLCSP requires several steps:

1. Solder paste printing on the PCB

All information provided in this document is subject to legal disclaimers.

- 2. Component placement with a pick and place machine
- 3. The reflow soldering itself

### 14.3 Reflow soldering

Key characteristics in reflow soldering are:

- Lead-free versus SnPb soldering; note that a lead-free reflow process usually leads to higher minimum peak temperatures (see <u>Figure 18</u>) than a PbSn process, thus reducing the process window
- Solder paste printing issues, such as smearing, release, and adjusting the process window for a mix of large and small components on one board
- Reflow temperature profile; this profile includes preheat, reflow (in which the board is heated to the peak temperature), and cooling down. It is imperative that the peak temperature is high enough for the solder to make reliable solder joints (a solder paste characteristic) while being low enough that the packages and/or boards are not damaged. The peak temperature of the package depends on package thickness and volume and is classified in accordance with <u>Table 15</u>.


#### Table 15. Lead-free process (from J-STD-020C)

Package thickness (mm)	Package reflow temperature (°C)			
	Volume (mm <sup>3</sup> )			
	< 350	350 to 2000	> 2000	
< 1.6	260	260	260	
1.6 to 2.5	260	250	245	
> 2.5	250	245	245	

Moisture sensitivity precautions, as indicated on the packing, must be respected at all times.

Studies have shown that small packages reach higher temperatures during reflow soldering, see Figure 18.

6 MHz, 425 mA, ultra small DC-to-DC buck converter



For further information on temperature profiles, refer to application note AN10365 "Surface mount reflow soldering description".

#### 14.3.1 Stand off

The stand off between the substrate and the chip is determined by:

- · The amount of printed solder on the substrate
- The size of the solder land on the substrate
- The bump height on the chip

The higher the stand off, the better the stresses are released due to TEC (Thermal Expansion Coefficient) differences between substrate and chip.

#### 14.3.2 Quality of solder joint

A flip-chip joint is considered to be a good joint when the entire solder land has been wetted by the solder from the bump. The surface of the joint should be smooth and the shape symmetrical. The soldered joints on a chip should be uniform. Voids in the bumps after reflow can occur during the reflow process in bumps with high ratio of bump diameter to bump height, i.e. low bumps with large diameter. No failures have been found to be related to these voids. Solder joint inspection after reflow can be done with X-ray to monitor defects such as bridging, open circuits and voids.

#### 14.3.3 Rework

In general, rework is not recommended. By rework we mean the process of removing the chip from the substrate and replacing it with a new chip. If a chip is removed from the substrate, most solder balls of the chip will be damaged. In that case it is recommended not to re-use the chip again.

#### 6 MHz, 425 mA, ultra small DC-to-DC buck converter

Device removal can be done when the substrate is heated until it is certain that all solder joints are molten. The chip can then be carefully removed from the substrate without damaging the tracks and solder lands on the substrate. Removing the device must be done using plastic tweezers, because metal tweezers can damage the silicon. The surface of the substrate should be carefully cleaned and all solder and flux residues and/or underfill removed. When a new chip is placed on the substrate, use the flux process instead of solder on the substrate. Place and align the new chip while viewing with a microscope. To reflow the solder, use the solder profile shown in application note *AN10365 "Surface mount reflow soldering description"*.

#### 14.3.4 Cleaning

Cleaning can be done after reflow soldering.

## **15. Mounting**

### 15.1 PCB design guidelines

It is recommended, for optimum performance, to use a Non-Solder Mask Defined (NSMD), also known as a copper-defined design, incorporating laser-drilled micro-vias connecting the ground pads to a buried ground-plane layer. This results in the lowest possible ground inductance and provides the best high frequency and ElectroStatic Discharge (ESD) performance. Refer to <u>Table 16</u> for the recommended PCB design parameters.


#### Table 16. Recommended PCB design parameters

### 15.2 PCB assembly guidelines for Pb-free soldering

#### Table 17. Assembly recommendations

Parameter	Value or specification
Solder screen aperture diameter	250 μm
Solder screen thickness	100 μm (0.004 inch)
Solder paste: Pb-free	SnAg (3 % to 4 %); Cu (0.5 % to 0.9 %)
Solder to flux ratio	50 : 50
Solder reflow profile	see Figure 19

#### 6 MHz, 425 mA, ultra small DC-to-DC buck converter



#### Table 18.Characteristics

Symbol	Parameter	Conditions	Min	Тур	Max	Unit
T <sub>reflow(peak)</sub>	peak reflow temperature		230	-	260	°C
t <sub>1</sub>	time 1	soak time	60	-	180	S
t <sub>2</sub>	time 2	time during T $\geq$ 250 $^{\circ}\text{C}$	-	-	30	S
t <sub>3</sub>	time 3	time during T $\geq$ 230 $^{\circ}C$	10	-	50	S
t <sub>4</sub>	time 4	time during T > 217 °C	30	-	150	S
t <sub>5</sub>	time 5		-	-	540	S
dT/dt rate of change of temperature	rate of change of	cooling rate	-	-	-6	°C/s
	preheat	2.5	-	4.0	°C/s	

## 16. References

- [1] IEC60134 Rating systems for electronic tubes and valves and analogous semiconductor devices
- [2] IEC61340-3-1 Method for simulation of electrostatic effects Human body model (HBM) electrostatic discharge test waveforms
- [3] JESD22-A115C Electrostatic discharge (ESD) Sensitivity Testing Machine Model (MM)
- [4] NX2-00001 NXP Semiconductors Quality and Reliability Specification
- [5] AN10365 NXP Semiconductors application note "Surface mount reflow soldering description"

DC6M40XX6\_FAM

6 MHz, 425 mA, ultra small DC-to-DC buck converter

# **17. Revision history**

Table 19. Revision hist	ory			
Document ID	Release date	Data sheet status	Change notice	Supersedes
DC6M40XX6_FAM v.1	20130208	Product data sheet	-	-

6 MHz, 425 mA, ultra small DC-to-DC buck converter

## **18. Legal information**

### 18.1 Data sheet status

Document status[1][2]	Product status <sup>[3]</sup>	Definition
Objective [short] data sheet	Development	This document contains data from the objective specification for product development.
Preliminary [short] data sheet	Qualification	This document contains data from the preliminary specification.
Product [short] data sheet	Production	This document contains the product specification.

[1] Please consult the most recently issued document before initiating or completing a design.

[2] The term 'short data sheet' is explained in section "Definitions".

[3] The product status of device(s) described in this document may have changed since this document was published and may differ in case of multiple devices. The latest product status information is available on the Internet at URL <a href="http://www.nxp.com">http://www.nxp.com</a>.

#### 18.2 Definitions

**Draft** — The document is a draft version only. The content is still under internal review and subject to formal approval, which may result in modifications or additions. NXP Semiconductors does not give any representations or warranties as to the accuracy or completeness of information included herein and shall have no liability for the consequences of use of such information.

Short data sheet — A short data sheet is an extract from a full data sheet with the same product type number(s) and title. A short data sheet is intended for quick reference only and should not be relied upon to contain detailed and full information. For detailed and full information see the relevant full data sheet, which is available on request via the local NXP Semiconductors sales office. In case of any inconsistency or conflict with the short data sheet, the full data sheet shall prevail.

**Product specification** — The information and data provided in a Product data sheet shall define the specification of the product as agreed between NXP Semiconductors and its customer, unless NXP Semiconductors and customer have explicitly agreed otherwise in writing. In no event however, shall an agreement be valid in which the NXP Semiconductors product is deemed to offer functions and qualities beyond those described in the Product data sheet.

### 18.3 Disclaimers

Limited warranty and liability — Information in this document is believed to be accurate and reliable. However, NXP Semiconductors does not give any representations or warranties, expressed or implied, as to the accuracy or completeness of such information and shall have no liability for the consequences of use of such information. NXP Semiconductors takes no responsibility for the content in this document if provided by an information source outside of NXP Semiconductors.

In no event shall NXP Semiconductors be liable for any indirect, incidental, punitive, special or consequential damages (including - without limitation - lost profits, lost savings, business interruption, costs related to the removal or replacement of any products or rework charges) whether or not such damages are based on tort (including negligence), warranty, breach of contract or any other legal theory.

Notwithstanding any damages that customer might incur for any reason whatsoever, NXP Semiconductors' aggregate and cumulative liability towards customer for the products described herein shall be limited in accordance with the *Terms and conditions of commercial sale* of NXP Semiconductors.

Right to make changes — NXP Semiconductors reserves the right to make changes to information published in this document, including without limitation specifications and product descriptions, at any time and without notice. This document supersedes and replaces all information supplied prior to the publication hereof. Suitability for use — NXP Semiconductors products are not designed, authorized or warranted to be suitable for use in life support, life-critical or safety-critical systems or equipment, nor in applications where failure or malfunction of an NXP Semiconductors product can reasonably be expected to result in personal injury, death or severe property or environmental damage. NXP Semiconductors and its suppliers accept no liability for inclusion and/or use of NXP Semiconductors products in such equipment or applications and therefore such inclusion and/or use is at the customer's own risk.

**Applications** — Applications that are described herein for any of these products are for illustrative purposes only. NXP Semiconductors makes no representation or warranty that such applications will be suitable for the specified use without further testing or modification.

Customers are responsible for the design and operation of their applications and products using NXP Semiconductors products, and NXP Semiconductors accepts no liability for any assistance with applications or customer product design. It is customer's sole responsibility to determine whether the NXP Semiconductors product is suitable and fit for the customer's applications and products planned, as well as for the planned application and use of customer's third party customer(s). Customers should provide appropriate design and operating safeguards to minimize the risks associated with their applications and products.

NXP Semiconductors does not accept any liability related to any default, damage, costs or problem which is based on any weakness or default in the customer's applications or products, or the application or use by customer's third party customer(s). Customer is responsible for doing all necessary testing for the customer's applications and products using NXP Semiconductors products in order to avoid a default of the applications and the products or of the application or use by customer's third party customer(s). NXP does not accept any liability in this respect.

Limiting values — Stress above one or more limiting values (as defined in the Absolute Maximum Ratings System of IEC 60134) will cause permanent damage to the device. Limiting values are stress ratings only and (proper) operation of the device at these or any other conditions above those given in the Recommended operating conditions section (if present) or the Characteristics sections of this document is not warranted. Constant or repeated exposure to limiting values will permanently and irreversibly affect the quality and reliability of the device.

Terms and conditions of commercial sale — NXP Semiconductors products are sold subject to the general terms and conditions of commercial sale, as published at <a href="http://www.nxp.com/profile/terms">http://www.nxp.com/profile/terms</a>, unless otherwise agreed in a valid written individual agreement. In case an individual agreement is concluded only the terms and conditions of the respective agreement shall apply. NXP Semiconductors hereby expressly objects to applying the customer's general terms and conditions with regard to the purchase of NXP Semiconductors products by customer.

**No offer to sell or license** — Nothing in this document may be interpreted or construed as an offer to sell products that is open for acceptance or the grant, conveyance or implication of any license under any copyrights, patents or other industrial or intellectual property rights.

#### 6 MHz, 425 mA, ultra small DC-to-DC buck converter

**Export control** — This document as well as the item(s) described herein may be subject to export control regulations. Export might require a prior authorization from competent authorities.

**Quick reference data** — The Quick reference data is an extract of the product data given in the Limiting values and Characteristics sections of this document, and as such is not complete, exhaustive or legally binding.

Non-automotive qualified products — Unless this data sheet expressly states that this specific NXP Semiconductors product is automotive qualified, the product is not suitable for automotive use. It is neither qualified nor tested in accordance with automotive testing or application requirements. NXP Semiconductors accepts no liability for inclusion and/or use of non-automotive qualified products in automotive equipment or applications.

In the event that customer uses the product for design-in and use in automotive applications to automotive specifications and standards, customer (a) shall use the product without NXP Semiconductors' warranty of the product for such automotive applications, use and specifications, and (b) whenever customer uses the product for automotive applications beyond NXP Semiconductors' specifications such use shall be solely at customer's own risk, and (c) customer fully indemnifies NXP Semiconductors for any liability, damages or failed product claims resulting from customer design and use of the product for automotive applications beyond NXP Semiconductors' standard warranty and NXP Semiconductors' product specifications.

## 18.4 Trademarks

Notice: All referenced brands, product names, service names and trademarks are the property of their respective owners.

## **19. Contact information**

For more information, please visit: http://www.nxp.com

For sales office addresses, please send an email to: salesaddresses@nxp.com

### **NXP Semiconductors**

# DC6M40xX6 family

6 MHz, 425 mA, ultra small DC-to-DC buck converter

## 20. Contents

1	Product profile 1
1.1	General description 1
1.2	Features and benefits 1
1.3	Applications 1
1.4	Quick reference data 1
2	Pinning information 2
3	Ordering information 3
3.1	Ordering options 3
3.1.1	Naming convention 3
4	Block diagram 4
5	Functional description 5
5.1	Automatic PWM/PFM mode 5
5.2	Inrush current limiter (soft start)
5.3	Thermal protection
5.4	Short-circuit and overcurrent protection 6
5.5	Enable (EN) 6
5.6	Function selection (MODE)
5.6.1	Automatic PWM/PFM and forced PWM mode . 6
5.6.2	Output voltage select 7
6	Limiting values 7
7	Recommended operating conditions 7
8	Static characteristics 8
9	Dynamic characteristics 9
9.1	Efficiency 9
9.2	Output voltage ripple
9.3	Output voltage variation 10
9.4	Line transient response
9.5	Load transient response 11
9.6	Start-up/enable 12
10	Application information
10.1	Recommended inductors
10.2	Input capacitor 13
10.3	Output capacitor 13
11	Marking 13
12	Package outline 14
13	Soldering 15
14	Soldering of WLCSP packages 15
14.1	Introduction to soldering WLCSP packages 15
14.2	Board mounting 15
14.3	Reflow soldering 16
14.3.1	Stand off
14.3.2	Quality of solder joint 17
14.3.3	Rework
14.3.4	Cleaning
15	Mounting 18

15.1 15.2	PCB design guidelines PCB assembly guidelines for Pb-free	18
	soldering	18
16	References	19
17	Revision history	20
18	Legal information	21
18.1	Data sheet status	21
18.2	Definitions	21
18.3	Disclaimers	21
18.4	Trademarks	22
19	Contact information	22
20	Contents	23

Please be aware that important notices concerning this document and the product(s) described herein, have been included in section 'Legal information'.

#### © NXP B.V. 2013.

#### All rights reserved.

For more information, please visit: http://www.nxp.com For sales office addresses, please send an email to: salesaddresses@nxp.com

Date of release: 8 February 2013 Document identifier: DC6M40XX6\_FAM