8-bit static shift register Rev. 1 — 27 February 2013

**Product data sheet** 

## 1. General description

The HEF4014B-Q100 is a fully synchronous edge-triggered 8-bit static shift register with eight synchronous parallel inputs (D0 to D7). It has a synchronous serial data input (DS), a synchronous parallel enable input (PE) and a LOW-to-HIGH edge-triggered clock input (CP). It also has buffered parallel outputs from the last three stages (Q5 to Q7).

Operation is synchronous and the device is edge-triggered on the LOW-to-HIGH transition of CP. Each register stage is of a D-type master-slave flip-flop type. When PE is HIGH, data is loaded into the register from D0 to D7 on the LOW-to-HIGH transition of CP. When PE is LOW, data is shifted to the first position from DS. All the data in the register is shifted one position to the right on the LOW-to-HIGH transition of CP. The Schmitt trigger action of the clock input makes the HEF4014B-Q100 highly tolerant of slower clock rise and fall times.

It operates over a recommended  $V_{DD}$  power supply range of 3 V to 15 V referenced to  $V_{SS}$  (usually ground). Unused inputs must be connected to  $V_{DD}$ ,  $V_{SS}$ , or another input.

This product has been qualified to the Automotive Electronics Council (AEC) standard Q100 (Grade 3) and is suitable for use in automotive applications.

## 2. Features and benefits

- Automotive product qualification in accordance with AEC-Q100 (Grade 3)
   Specified from -40 °C to +85 °C
- Tolerant of slow clock rise and fall times
- Fully static operation
- 5 V, 10 V, and 15 V parametric ratings
- Standardized symmetrical output characteristics
- ESD protection:
  - MIL-STD-833, method 3015 exceeds 2000 V
    - HBM JESD22-A114F exceeds 2000 V
    - MM JESD22-A115-A exceeds 200 V (C = 200 pF, R = 0 Ω)
- Complies with JEDEC standard JESD 13-B

## 3. Applications

- Parallel-to-serial converter
- Serial data queueing
- General-purpose register




## 4. Ordering information

### Table 1. Ordering information

All types operate from -40 °C to +85 °C

Type number	Package	Package					
	Name	Description	Version				
HEF4014BT-Q100	SO16	plastic small outline package; 16 leads; body width 3.9 mm	SOT109-1				

# 5. Functional diagram




HEF4014B-Q100



## 6. Pinning information

## 6.1 Pinning



## 6.2 Pin description

Table 2.	Pin description	
Symbol	Pin	Description
Q5 to Q7	2, 12, 3	output
D0 to D7	7, 6, 5, 4, 13, 14, 15, 1	parallel data input
V <sub>SS</sub>	8	ground supply voltage
PE	9	parallel enable input
CP	10	clock input (LOW-to-HIGH edge-triggered)
DS	11	serial data input
V <sub>DD</sub>	16	supply voltage

# 7. Functional description

Number of clock	Inputs	Inputs			Outputs			
transitions	СР	DS	PE	Q5	Q6	Q7		
Serial operation					1			
1	$\uparrow$	1D	L	Х	Х	Х		
2	$\uparrow$	2D	L	Х	Х	Х		
3	$\uparrow$	3D	L	Х	Х	Х		
6	$\uparrow$	Х	L	1D	Х	Х		
7	$\uparrow$	Х	L	2D	1D	Х		
8	$\uparrow$	Х	L	3D	2D	1D		
	$\downarrow$	Х	Х	no change	no change	no change		
Parallel operation								
1	$\uparrow$	Х	Н	D5	D6	D7		
	$\downarrow$	Х	Х	no change	no change	no change		

[1] H = HIGH voltage level; L = LOW voltage level; X = don't care; nD = HIGH or LOW;  $\uparrow = LOW$ -to-HIGH clock transition;  $\downarrow = HIGH$ -to-LOW clock transition;

## 8. Limiting values

#### Table 4.Limiting values

In accordance with the Absolute Maximum Rating System (IEC 60134).

Symbol	Parameter	Conditions	Min	Max	Unit
V <sub>DD</sub>	supply voltage		-0.5	+18	V
I <sub>IK</sub>	input clamping current	$V_{\rm I} < -0.5$ V or $V_{\rm I} > V_{\rm DD}$ + 0.5 V	-	±10	mA
VI	input voltage		-0.5	V <sub>DD</sub> + 0.5	V
I <sub>OK</sub>	output clamping current	$V_{\rm O}$ < –0.5 V or $V_{\rm O}$ > $V_{\rm DD}$ + 0.5 V	-	±10	mA
I <sub>I/O</sub>	input/output current		-	±10	mA
I <sub>DD</sub>	supply current		-	50	mA
T <sub>stg</sub>	storage temperature		-65	+150	°C
T <sub>amb</sub>	ambient temperature		-40	+85	°C
P <sub>tot</sub>	total power dissipation	$T_{amb} = -40 \ ^{\circ}C$ to +85 $^{\circ}C$	<u>[1]</u> _	500	mW
Р	power dissipation	per output	-	100	mW

[1] For SO16 package:  $P_{tot}$  derates linearly with 8 mW/K above 70  $^\circ\text{C}.$ 

8-bit static shift register

# 9. Recommended operating conditions

Recommended operating conditions						
Parameter	Conditions	Min	Тур	Max	Unit	
supply voltage		3	-	15	V	
input voltage		0	-	$V_{DD}$	V	
ambient temperature	in free air	-40	-	+85	°C	
input transition rise and fall rate	$V_{DD} = 5 V$	-	-	3.75	μs/V	
	V <sub>DD</sub> = 10 V	-	-	0.5	μs/V	
	V <sub>DD</sub> = 15 V	-	-	0.08	μs/V	
	Parameter         supply voltage         input voltage         ambient temperature	supply voltageinput voltageambient temperaturein free airinput transition rise and fall rate $V_{DD} = 5 V$ $V_{DD} = 10 V$	ParameterConditionsMinsupply voltage3input voltage0ambient temperaturein free air-40input transition rise and fall rate $V_{DD} = 5 V$ - $V_{DD} = 10 V$ -	ParameterConditionsMinTypsupply voltage3-input voltage0-ambient temperaturein free air-40-input transition rise and fall rate $V_{DD} = 5 V$ $V_{DD} = 10 V$	ParameterConditionsMinTypMaxsupply voltage3-15input voltage0- $V_{DD}$ ambient temperaturein free air-40-+85input transition rise and fall rate $V_{DD} = 5 V$ 3.75 $V_{DD} = 10 V$ 0.5	

## **10. Static characteristics**

#### Table 6. Static characteristics

 $V_{SS} = 0$  V;  $V_{I} = V_{SS}$  or  $V_{DD}$  unless otherwise specified.

Symbol	Parameter	Conditions	V <sub>DD</sub>	T <sub>amb</sub> = -40 °C		T <sub>amb</sub> =	+25 °C	T <sub>amb</sub> = +85 °C		Unit
				Min	Max	Min	Max	Min	Max	_
V <sub>IH</sub>	HIGH-level input voltage	I <sub>O</sub>   < 1 μA	5 V	3.5	-	3.5	-	3.5	-	V
			10 V	7.0	-	7.0	-	7.0	-	V
			15 V	11.0	-	11.0	-	11.0	-	V
V <sub>IL</sub>	LOW-level input voltage	$ I_O  < 1 \ \mu A$	5 V	-	1.5	-	1.5	-	1.5	V
			10 V	-	3.0	-	3.0	-	3.0	V
			15 V	-	4.0	-	4.0	-	4.0	V
√он	HIGH-level output voltage	<b>I</b> <sub>O</sub>   < 1 μA	5 V	4.95	-	4.95	-	4.95	-	V
			10 V	9.95	-	9.95	-	9.95	-	V
			15 V	14.95	-	14.95	-	14.95	-	V
V <sub>OL</sub> LOW-level output v	LOW-level output voltage	I <sub>O</sub>   < 1 μA	5 V	-	0.05	-	0.05	-	0.05	V
			10 V	-	0.05	-	0.05	-	0.05	V
			15 V	-	0.05	-	0.05	-	0.05	V
он	HIGH-level output current	$V_{O} = 2.5 V$	5 V	-	-1.7	-	-1.4	-	-1.1	mA
		$V_{O} = 4.6 V$	5 V	-	-0.52	-	-0.44	-	-0.36	mA
		$V_{O} = 9.5 V$	10 V	-	-1.3	-	-1.1	-	-0.9	mA
		V <sub>O</sub> = 13.5 V	15 V	-	-3.6	-	-3.0	-	-2.4	mA
OL	LOW-level output current	$V_{O} = 0.4 V$	5 V	0.52	-	0.44	-	0.36	-	mA
		$V_{O} = 0.5 V$	10 V	1.3	-	1.1	-	0.9	-	mA
		V <sub>O</sub> = 1.5 V	15 V	3.6	-	3.0	-	2.4	-	mA
I	input leakage current		15 V	-	±0.3	-	±0.3	-	±1.0	μΑ
DD	supply current	$I_{O} = 0 A$	5 V	-	20	-	20	-	150	μΑ
			10 V	-	40	-	40	-	300	μΑ
			15 V	-	80	-	80	-	600	μΑ
Cı	input capacitance		-	-	-	-	7.5	-	-	pF

8-bit static shift register

## **11. Dynamic characteristics**

### Table 7.Dynamic characteristics

 $T_{amb} = 25 \ ^{\circ}C; V_{SS} = 0 V.$ 

	Baramotor	Conditions	V-	Extrapolation formula <sup>[1]</sup>	Min	Turn	Mov	Unit
-		Conditions		Extrapolation formula <sup>[1]</sup>	Min	Тур	Max	Unit
t <sub>PHL</sub>	HIGH to LOW propagation delay	CP to Qn; see <u>Figure 4</u>	5 V	103 ns + (0.55 ns/pF)C <sub>L</sub>	-	130	260	ns
P	propagation delay	300 <u>1 igure 4</u>	10 V	44 ns + (0.23 ns/pF)C <sub>L</sub>	-	55	110	ns
			15 V	32 ns + (0.16 ns/pF)C <sub>L</sub>	-	40	80	ns
t <sub>PLH</sub>	LOW to HIGH	CP to Qn;	5 V	88 ns + (0.55 ns/pF)C <sub>L</sub>	-	115	230	ns
	propagation delay	see Figure 4	10 V	39 ns + (0.23 ns/pF)C <sub>L</sub>	-	50	100	ns
			15 V	32 ns + (0.16 ns/pF)C <sub>L</sub>	-	40	80	ns
tt	transition time	Qn output;	5 V	<sup>[2]</sup> 10 ns + (1.00 ns/pF)C <sub>L</sub>	-	60	120	ns
		see Figure 4	10 V	9 ns + (0.42 ns/pF)C <sub>L</sub>	-	30	60	ns
			15 V	6 ns + (0.28 ns/pF)C <sub>L</sub>	-	20	40	ns
t <sub>W</sub>	pulse width	CP input;	5 V		70	35	-	ns
		minimum width;	10 V		30	15	-	ns
	see <u>Figure 5</u>	see <u>rigure 5</u>	15 V		24	12	-	ns
t <sub>su</sub>	set-up time	$PE \rightarrow CP;$	5 V		40	10	-	ns
		see <u>Figure 5</u>	10 V		25	5	-	ns
			15 V		15	0	-	ns
		$DS \rightarrow CP;$	5 V		+35	-5	-	ns
		see Figure 5	10 V		+25	-5	-	ns
			15 V		25	0	-	ns
		$Dn \rightarrow CP;$ see Figure 5	5 V		+35	-5	-	ns
			10 V		+25	-5	-	ns
			15 V		25	0	-	ns
t <sub>h</sub>	hold time	$PE \rightarrow CP;$	5 V		+25	-5	-	ns
		see Figure 5	10 V		20	0	-	ns
			15 V		15	0	-	ns
		$DS \rightarrow CP;$	5 V		30	15	-	ns
		see Figure 5	10 V		20	10	-	ns
			15 V		15	7	-	ns
		$Dn \rightarrow CP;$	5 V		30	15	-	ns
		see Figure 5	10 V		20	10	-	ns
			15 V		15	7	-	ns
f <sub>clk(max)</sub>	maximum clock	see Figure 5	5 V		6	13	-	MHz
·cik(max)	frequency	<u>1 iguro o</u>	10 V		15	30	-	MHz
	пециенсу	~,	10 0		10	00		101112

[1] The typical values of the propagation delay and transition times are calculated from the extrapolation formulas shown (C<sub>L</sub> in pF).

[2]  $t_t$  is the same as  $t_{THL}$  and  $t_{TLH}$ .

HEF4014B-Q100 Product data sheet


### **NXP Semiconductors**

# HEF4014B-Q100

Symbol	Parameter	$V_{DD}$	Typical formula for $P_D$ ( $\mu$ W)	Where:
P <sub>D</sub>	D dynamic power	5 V	$P_D = 900 \times f_i + \Sigma(f_o \times C_L) \times V_DD^2$	f <sub>i</sub> = input frequency in MHz;
	dissipation	10 V	$P_D = 4300 \times f_i + \Sigma(f_o \times C_L) \times V_DD^2$	$f_o = output frequency in MHz;$
		15 V P	$P_D = 12000 \times f_i + \Sigma (f_o \times C_L) \times V_{DD}^2$	$C_L$ = output load capacitance in pF;
				$V_{DD}$ = supply voltage in V;
				$\Sigma(C_{L} \times f_{o})$ = sum of the outputs.

#### Table 8. Dynamic power dissipation P<sub>D</sub>

12. Waveforms



7 of 13

### **NXP Semiconductors**

# HEF4014B-Q100

### 8-bit static shift register


Supply voltage	Input	Output	
V <sub>DD</sub>	V <sub>M</sub>	V <sub>M</sub>	
5 V to 15 V	0.5V <sub>DD</sub>	0.5V <sub>DD</sub>	
		vo T	
	RT		
Test data is given in T		001aag182	
Test data is given in T	able 10;		
Test data is given in T Definitions for test circ DUT = Device Under	<u>able 10;</u> cuit:		
Definitions for test circ DUT = Device Under	<u>able 10;</u> cuit:		
Definitions for test circ DUT = Device Under <sup>-</sup> C <sub>L</sub> = load capacitance	<u>able 10;</u> cuit: Test.	001aag182	

#### Table 10. Test data

Supply voltage	Input	Load	
V <sub>DD</sub>	VI	t <sub>r</sub> , t <sub>f</sub>	CL
5 V to 15 V	V <sub>SS</sub> or V <sub>DD</sub>	≤ 20 ns	50 pF

8-bit static shift register

## 13. Package outline



### Fig 7. Package outline SOT109-1 (SO16)

All information provided in this document is subject to legal disclaimers.

HEF4014B-Q100

8-bit static shift register

# 14. Abbreviations

Table 11.	Abbreviations
Acronym	Description
HBM	Human Body Model
ESD	ElectroStatic Discharge
MM	Machine Model
MIL	Military

# **15. Revision history**

Table 12. Revision history							
Document ID	Release date	Data sheet status	Change notice	Supersedes			
HEF4014B_Q100 v.1	20130227	Product data sheet	-	-			

## 16. Legal information

### 16.1 Data sheet status

Document status[1][2]	Product status <sup>[3]</sup>	Definition
Objective [short] data sheet	Development	This document contains data from the objective specification for product development.
Preliminary [short] data sheet	Qualification	This document contains data from the preliminary specification.
Product [short] data sheet	Production	This document contains the product specification.

[1] Please consult the most recently issued document before initiating or completing a design.

[2] The term 'short data sheet' is explained in section "Definitions".

[3] The product status of device(s) described in this document may have changed since this document was published and may differ in case of multiple devices. The latest product status information is available on the Internet at URL <a href="http://www.nxp.com">http://www.nxp.com</a>.

### 16.2 Definitions

**Draft** — The document is a draft version only. The content is still under internal review and subject to formal approval, which may result in modifications or additions. NXP Semiconductors does not give any representations or warranties as to the accuracy or completeness of information included herein and shall have no liability for the consequences of use of such information.

Short data sheet — A short data sheet is an extract from a full data sheet with the same product type number(s) and title. A short data sheet is intended for quick reference only and should not be relied upon to contain detailed and full information. For detailed and full information see the relevant full data sheet, which is available on request via the local NXP Semiconductors sales office. In case of any inconsistency or conflict with the short data sheet, the full data sheet shall prevail.

**Product specification** — The information and data provided in a Product data sheet shall define the specification of the product as agreed between NXP Semiconductors and its customer, unless NXP Semiconductors and customer have explicitly agreed otherwise in writing. In no event however, shall an agreement be valid in which the NXP Semiconductors product is deemed to offer functions and qualities beyond those described in the Product data sheet.

## 16.3 Disclaimers

Limited warranty and liability — Information in this document is believed to be accurate and reliable. However, NXP Semiconductors does not give any representations or warranties, expressed or implied, as to the accuracy or completeness of such information and shall have no liability for the consequences of use of such information. NXP Semiconductors takes no responsibility for the content in this document if provided by an information source outside of NXP Semiconductors.

In no event shall NXP Semiconductors be liable for any indirect, incidental, punitive, special or consequential damages (including - without limitation - lost profits, lost savings, business interruption, costs related to the removal or replacement of any products or rework charges) whether or not such damages are based on tort (including negligence), warranty, breach of contract or any other legal theory.

Notwithstanding any damages that customer might incur for any reason whatsoever, NXP Semiconductors' aggregate and cumulative liability towards customer for the products described herein shall be limited in accordance with the *Terms and conditions of commercial sale* of NXP Semiconductors.

Right to make changes — NXP Semiconductors reserves the right to make changes to information published in this document, including without limitation specifications and product descriptions, at any time and without notice. This document supersedes and replaces all information supplied prior to the publication hereof.

#### Suitability for use in automotive applications - This NXP

Semiconductors product has been qualified for use in automotive applications. Unless otherwise agreed in writing, the product is not designed, authorized or warranted to be suitable for use in life support, life-critical or safety-critical systems or equipment, nor in applications where failure or malfunction of an NXP Semiconductors product can reasonably be expected to result in personal injury, death or severe property or environmental damage. NXP Semiconductors and its suppliers accept no liability for inclusion and/or use of NXP Semiconductors products in such equipment or applications and therefore such inclusion and/or use is at the customer's own risk.

**Applications** — Applications that are described herein for any of these products are for illustrative purposes only. NXP Semiconductors makes no representation or warranty that such applications will be suitable for the specified use without further testing or modification.

Customers are responsible for the design and operation of their applications and products using NXP Semiconductors products, and NXP Semiconductors accepts no liability for any assistance with applications or customer product design. It is customer's sole responsibility to determine whether the NXP Semiconductors product sole and fit for the customer's applications and products planned, as well as for the planned application and use of customer's third party customer(s). Customers should provide appropriate design and operating safeguards to minimize the risks associated with their applications and products.

NXP Semiconductors does not accept any liability related to any default, damage, costs or problem which is based on any weakness or default in the customer's applications or products, or the application or use by customer's third party customer(s). Customer is responsible for doing all necessary testing for the customer's applications and products using NXP Semiconductors products in order to avoid a default of the applications and the products or of the application or use by customer's third party customer(s). NXP does not accept any liability in this respect.

Limiting values — Stress above one or more limiting values (as defined in the Absolute Maximum Ratings System of IEC 60134) will cause permanent damage to the device. Limiting values are stress ratings only and (proper) operation of the device at these or any other conditions above those given in the Recommended operating conditions section (if present) or the Characteristics sections of this document is not warranted. Constant or repeated exposure to limiting values will permanently and irreversibly affect the quality and reliability of the device.

Terms and conditions of commercial sale — NXP Semiconductors products are sold subject to the general terms and conditions of commercial sale, as published at <a href="http://www.nxp.com/profile/terms">http://www.nxp.com/profile/terms</a>, unless otherwise agreed in a valid written individual agreement. In case an individual agreement is concluded only the terms and conditions of the respective agreement shall apply. NXP Semiconductors hereby expressly objects to applying the customer's general terms and conditions with regard to the purchase of NXP Semiconductors products by customer.

### 8-bit static shift register

**No offer to sell or license** — Nothing in this document may be interpreted or construed as an offer to sell products that is open for acceptance or the grant, conveyance or implication of any license under any copyrights, patents or other industrial or intellectual property rights.

**Export control** — This document as well as the item(s) described herein may be subject to export control regulations. Export might require a prior authorization from competent authorities.

**Translations** — A non-English (translated) version of a document is for reference only. The English version shall prevail in case of any discrepancy between the translated and English versions.

### 16.4 Trademarks

Notice: All referenced brands, product names, service names and trademarks are the property of their respective owners.

## **17. Contact information**

For more information, please visit: <u>http://www.nxp.com</u>

For sales office addresses, please send an email to: salesaddresses@nxp.com

## **18. Contents**

1	General description 1
2	Features and benefits 1
3	Applications 1
4	Ordering information 2
5	Functional diagram 2
6	Pinning information 3
6.1	Pinning 3
6.2	Pin description 3
7	Functional description 4
8	Limiting values 4
9	Recommended operating conditions 5
10	Static characteristics 5
11	Dynamic characteristics 6
12	Waveforms
13	Package outline 9
14	Abbreviations 10
15	Revision history 10
16	Legal information
16.1	Data sheet status 11
16.2	Definitions 11
16.3	Disclaimers 11
16.4	Trademarks 12
17	Contact information 12
18	Contents 13

Please be aware that important notices concerning this document and the product(s) described herein, have been included in section 'Legal information'.

© NXP B.V. 2013.

All rights reserved.

For more information, please visit: http://www.nxp.com For sales office addresses, please send an email to: salesaddresses@nxp.com

Date of release: 27 February 2013 Document identifier: HEF4014B-Q100