# PSMN2R0-30PL

## N-channel 30 V 2.1 m $\Omega$ logic level MOSFET

Rev. 01 — 24 June 2009

**Product data sheet** 

## 1. Product profile

### 1.1 General description

Logic level N-channel MOSFET in TO220 package qualified to 175 °C. This product is designed and qualified for use in a wide range of industrial, communications and domestic equipment.

#### 1.2 Features and benefits

- High efficiency due to low switching and conduction losses
- Suitable for logic level gate drive sources

### 1.3 Applications

- DC-to-DC converters
- Load switiching

- Motor control
- Server power supplies

#### 1.4 Quick reference data

Table 1. Quick reference

Symbol	Parameter	Conditions		Min	Тур	Max	Unit
$V_{DS}$	drain-source voltage	$T_j \ge 25 \text{ °C}; T_j \le 175 \text{ °C}$		-	-	30	V
I <sub>D</sub>	drain current	$T_{mb}$ = 25 °C; $V_{GS}$ = 10 V; see <u>Figure 1</u>	[1]	-	-	100	А
P <sub>tot</sub>	total power dissipation	T <sub>mb</sub> = 25 °C; see <u>Figure 2</u>		-	-	211	W
Dynamic	characteristics						
$Q_{GD}$	gate-drain charge	$V_{GS} = 4.5 \text{ V}; I_D = 25 \text{ A};$		-	16	-	nC
$Q_{G(tot)}$	total gate charge	$V_{DS} = 12 \text{ V}$ ; see <u>Figure 13</u> ; see <u>Figure 14</u>		-	55	-	nC
Static ch	aracteristics						
$R_{DSon}$	drain-source on-state resistance	$V_{GS} = 4.5 \text{ V}; I_D = 15 \text{ A};$ $T_j = 25 \text{ °C}$		-	2	2.8	mΩ
		$V_{GS} = 10 \text{ V}; I_D = 15 \text{ A};$ $T_j = 25 \text{ °C}; \text{ see } \frac{\text{Figure } 12}{}$	[2]	-	1.7	2.1	mΩ

<sup>[1]</sup> Continuous current is limited by package.



<sup>[2]</sup> Measured 3 mm from package.

## 2. Pinning information

Table 2. Pinning information

Pin	Symbol	Description	Simplified outline	Graphic symbol
1	G	gate		_
2	D	drain	mb	D
3	S	source		$G \longrightarrow A$
mb	D	mounting base; connected to drain	1 2 3 SOT78	mbb076 S
			(TO-220AB)	

## 3. Ordering information

Table 3. Ordering information

Type number	Package		
	Name	Description	Version
PSMN2R0-30PL	TO-220AB	plastic single-ended package; heatsink mounted; 1 mounting hole; 3-lead TO-220AB	SOT78

## 4. Limiting values


Table 4. Limiting values

In accordance with the Absolute Maximum Rating System (IEC 60134).

Min Ma	V
20	\/
- 30	V
-20 20	V
- 10	0 A
- 10	0 A
- 94	-3 A
- 21 <sup>-</sup>	1 W
-55 17	′5 °C
-55 17	′5 °C
- 10	0 A
- 94	-3 A
- 55	5 mJ
•	- 55

120

#### [1] Continuous current is limited by package.



function of mounting base temperature


 $P_{der} = \frac{P_{tot}}{P_{tot(25^{\circ}C)}} \times 100\%$ 

03aa16

3 of 13

Fig 2. Normalized total power dissipation as a function of mounting base temperature


PSMN2R0-30PL\_1 © NXP B.V. 2009. All rights reserved.



## 5. Thermal characteristics

Table 5. Thermal characteristics

Symbol	Parameter	Conditions	Min	Тур	Max	Unit
R <sub>th(j-mb)</sub>	thermal resistance from junction to mounting base	see Figure 4	-	0.41	0.71	K/W



## 6. Characteristics

Table 6. Characteristics

Table 6.	Characteristics						
Symbol	Parameter	Conditions		Min	Тур	Max	Unit
Static cha	racteristics						
V <sub>(BR)DSS</sub> drain-source		$I_D = 250 \mu A; V_{GS} = 0 V; T_j = 25 °C$		30	-	-	V
	breakdown voltage	$I_D = 250 \mu A; V_{GS} = 0 V; T_j = -55 °C$		27	-	-	V
V <sub>GS(th)</sub> gate-sou voltage	gate-source threshold voltage	$I_D = 1$ mA; $V_{DS} = V_{GS}$ ; $T_j = 25$ °C; see <u>Figure 9</u> ; see <u>Figure 10</u>		1.3	1.7	2.15	V
		$I_D = 1$ mA; $V_{DS} = V_{GS}$ ; $T_j = 175$ °C; see <u>Figure 10</u>		0.5	-	-	V
		$I_D$ = 1 mA; $V_{DS}$ = $V_{GS}$ ; $T_j$ = -55 °C; see <u>Figure 10</u>		-	-	2.45	V
I <sub>DSS</sub>	drain leakage current	$V_{DS} = 30 \text{ V}; V_{GS} = 0 \text{ V}; T_j = 25 \text{ °C}$		-	-	3	μA
		$V_{DS} = 30 \text{ V}; V_{GS} = 0 \text{ V}; T_j = 125 \text{ °C}$		-	-	70	μΑ
I <sub>GSS</sub>	gate leakage current	$V_{GS} = 16 \text{ V}; V_{DS} = 0 \text{ V}; T_j = 25 \text{ °C}$		-	-	100	nA
		$V_{GS} = -16 \text{ V}; V_{DS} = 0 \text{ V}; T_j = 25 \text{ °C}$		-	-	100	nA
R <sub>DSon</sub>	drain-source on-state	$V_{GS} = 4.5 \text{ V}; I_D = 15 \text{ A}; T_j = 25 \text{ °C}$		-	2	2.8	mΩ
resistance	resistance	$V_{GS} = 10 \text{ V}; I_D = 15 \text{ A}; T_j = 100 ^{\circ}\text{C};$ see Figure 11		-	-	3	mΩ
		$V_{GS} = 10 \text{ V}; I_D = 15 \text{ A}; T_j = 25 \text{ °C};$ see <u>Figure 12</u>	[2]	-	1.7	2.1	mΩ
R <sub>G</sub>	gate resistance	f = 1 MHz		-	0.78	-	Ω
Dynamic (	characteristics						
Q <sub>G(tot)</sub>	total gate charge	$I_D$ = 25 A; $V_{DS}$ = 12 V; $V_{GS}$ = 10 V; see <u>Figure 13</u> ; see <u>Figure 14</u>		-	117	-	nC
		$I_D$ = 25 A; $V_{DS}$ = 12 V; $V_{GS}$ = 4.5 V; see <u>Figure 13</u> ; see <u>Figure 14</u>		-	55	-	nC
Q <sub>GS</sub>	gate-source charge	$I_D = 25 \text{ A}; V_{DS} = 12 \text{ V}; V_{GS} = 4.5 \text{ V};$		-	17	-	nC
Q <sub>GS(th)</sub>	pre-threshold gate-source charge	see <u>Figure 13</u> ; see <u>Figure 14</u>		-	11	-	nC
Q <sub>GS(th-pl)</sub>	post-threshold gate-source charge			-	6	-	nC
$Q_{GD}$	gate-drain charge			-	16	-	nC
$V_{GS(pl)}$	gate-source plateau voltage	V <sub>DS</sub> = 12 V; see <u>Figure 13</u> ; see <u>Figure 14</u>		-	2.6	-	V
C <sub>iss</sub>	input capacitance	$V_{DS} = 12 \text{ V}; V_{GS} = 0 \text{ V}; f = 1 \text{ MHz};$		-	6810	-	pF
C <sub>oss</sub>	output capacitance	$T_j = 25 \text{ °C}$ ; see Figure 15		-	1410	-	pF
C <sub>rss</sub>	reverse transfer capacitance			-	650	-	pF
t <sub>d(on)</sub>	turn-on delay time	$V_{DS} = 12 \text{ V}; R_L = 0.5 \Omega; V_{GS} = 4.5 \text{ V};$		-	63	-	ns
t <sub>r</sub>	rise time	$R_{G(ext)} = 4.7 \Omega$		-	125	-	ns
t <sub>d(off)</sub>	turn-off delay time			-	111	-	ns
. ()							

Table 6. Characteristics ... continued

Symbol	Parameter	Conditions	Min	Тур	Max	Unit
Source-dr	ain diode					
$V_{SD}$	source-drain voltage	$I_S = 25 \text{ A}; V_{GS} = 0 \text{ V}; T_j = 25 ^{\circ}\text{C};$ see <u>Figure 16</u>	-	0.76	1.2	V
t <sub>rr</sub>	reverse recovery time	$I_S = 20 \text{ A}; dI_S/dt = -100 \text{ A/}\mu\text{s}; V_{GS} = 0 \text{ V};$	-	49	-	ns
Qr	recovered charge	$V_{DS} = 30 \text{ V}$	-	66	-	nC

- [1] Tested to JEDEC standards where applicable.
- [2] Measured 3 mm from package.




Fig 5. Output characteristics: drain current as a function of drain-source voltage; typical values




Fig 7. Forward transconductance as a function of drain current; typical values

 $T_i = 25 \,^{\circ}C; V_{DS} = 25 \,^{\circ}V$ 




Fig 6. Transfer characteristics: drain current as a function of gate-source voltage; typical values





Fig 8. Drain source on-state resistance as a function of gate-source voltage; typical values

PSMN2R0-30PL\_1 © NXP B.V. 2009. All rights reserved.



 $T_j = 25 \,^{\circ}C; V_{DS} = 5 \, V$ 

Fig 9. Sub-threshold drain current as a function of gate-source voltage





Fig 11. Normalized drain-source on-state resistance factor as a function of junction temperature



 $I_D = 1 \, mA; V_{DS} = V_{GS}$ 

Fig 10. Gate-source threshold voltage as a function of junction temperature




Fig 12. Drain-source on-state resistance as a function of drain current; typical values

PSMN2R0-30PL\_1 © NXP B.V. 2009. All rights reserved.






Fig 13. Gate charge waveform definitions




$$T_i = 25 \,^{\circ}C; I_D = 25A$$

Fig 14. Gate-source voltage as a function of gate charge; typical values



 $V_{GS} = 0V; f = 1MHz$ 

Fig 15. Input, output and reverse transfer capacitances as a function of drain-source voltage; typical values



 $V_{GS} = 0 V$ 

8 of 13

Fig 16. Source current as a function of source-drain voltage; typical values





Fig 17. Input and reverse transfer capacitances as a function of gate-source voltage; typical values

## Package outline



- 2. Dimension includes excess dambar.

OUTLINE	OUTLINE REFERENCES		REFERENCES		EUROPEAN	ISSUE DATE
VERSION	IEC	JEDEC	JEITA		PROJECTION	ISSUE DATE
SOT78		3-lead TO-220AB	SC-46			<del>08-04-23</del> 08-06-13

Fig 18. Package outline SOT78 (TO-220AB)

PSMN2R0-30PL\_1 © NXP B.V. 2009. All rights reserved.



## 8. Revision history

#### Table 7. Revision history

Document ID	Release date	Data sheet status	Change notice	Supersedes
PSMN2R0-30PL_1	20090624	Product data sheet	-	-

## 9. Legal information

#### 9.1 Data sheet status

Document status [1][2]	Product status[3]	Definition
Objective [short] data sheet	Development	This document contains data from the objective specification for product development.
Preliminary [short] data sheet	Qualification	This document contains data from the preliminary specification.
Product [short] data sheet	Production	This document contains the product specification.

- [1] Please consult the most recently issued document before initiating or completing a design.
- [2] The term 'short data sheet' is explained in section "Definitions".
- [3] The product status of device(s) described in this document may have changed since this document was published and may differ in case of multiple devices. The latest product status information is available on the Internet at URL http://www.nxp.com.

#### 9.2 Definitions

Draft — The document is a draft version only. The content is still under internal review and subject to formal approval, which may result in modifications or additions. NXP Semiconductors does not give any representations or warranties as to the accuracy or completeness of information included herein and shall have no liability for the consequences of use of such information.

Short data sheet — A short data sheet is an extract from a full data sheet with the same product type number(s) and title. A short data sheet is intended for quick reference only and should not be relied upon to contain detailed and full information. For detailed and full information see the relevant full data sheet, which is available on request via the local NXP Semiconductors sales office. In case of any inconsistency or conflict with the short data sheet, the full data sheet shall prevail.

#### 9.3 Disclaimers

**General** — Information in this document is believed to be accurate and reliable. However, NXP Semiconductors does not give any representations or warranties, expressed or implied, as to the accuracy or completeness of such information and shall have no liability for the consequences of use of such information.

Right to make changes — NXP Semiconductors reserves the right to make changes to information published in this document, including without limitation specifications and product descriptions, at any time and without notice. This document supersedes and replaces all information supplied prior to the publication hereof.

Suitability for use — NXP Semiconductors products are not designed, authorized or warranted to be suitable for use in medical, military, aircraft, space or life support equipment, nor in applications where failure or malfunction of an NXP Semiconductors product can reasonably be expected to result in personal injury, death or severe property or environmental damage. NXP Semiconductors accepts no liability for inclusion and/or use of NXP Semiconductors products in such equipment or applications and therefore such inclusion and/or use is at the customer's own risk.

**Applications** — Applications that are described herein for any of these products are for illustrative purposes only. NXP Semiconductors makes no representation or warranty that such applications will be suitable for the specified use without further testing or modification.

**Quick reference data** — The Quick reference data is an extract of the product data given in the Limiting values and Characteristics sections of this document, and as such is not complete, exhaustive or legally binding.

Limiting values — Stress above one or more limiting values (as defined in the Absolute Maximum Ratings System of IEC 60134) may cause permanent damage to the device. Limiting values are stress ratings only and operation of the device at these or any other conditions above those given in the Characteristics sections of this document is not implied. Exposure to limiting values for extended periods may affect device reliability.

Terms and conditions of sale — NXP Semiconductors products are sold subject to the general terms and conditions of commercial sale, as published at <a href="http://www.nxp.com/profile/terms">http://www.nxp.com/profile/terms</a>, including those pertaining to warranty, intellectual property rights infringement and limitation of liability, unless explicitly otherwise agreed to in writing by NXP Semiconductors. In case of any inconsistency or conflict between information in this document and such terms and conditions, the latter will prevail.

No offer to sell or license — Nothing in this document may be interpreted or construed as an offer to sell products that is open for acceptance or the grant, conveyance or implication of any license under any copyrights, patents or other industrial or intellectual property rights.

**Export control** — This document as well as the item(s) described herein may be subject to export control regulations. Export might require a prior authorization from national authorities.

#### 9.4 Trademarks

Notice: All referenced brands, product names, service names and trademarks are the property of their respective owners.

TrenchMOS — is a trademark of NXP B.V.

### 10. Contact information

For more information, please visit: http://www.nxp.com

For sales office addresses, please send an email to: <a href="mailto:salesaddresses@nxp.com">salesaddresses@nxp.com</a>

PSMN2R0-30PL 1 © NXP B.V. 2009. All rights reserved.

## PSMN2R0-30PL

### N-channel 30 V 2.1 m $\Omega$ logic level MOSFET

## 11. Contents

1	Product profile	1
1.1	General description	1
1.2	Features and benefits	1
1.3	Applications	1
1.4	Quick reference data	1
2	Pinning information	2
3	Ordering information	2
4	Limiting values	3
5	Thermal characteristics	4
6	Characteristics	5
7	Package outline	10
8	Revision history	11
9	Legal information	12
9.1	Data sheet status	12
9.2	Definitions	12
9.3	Disclaimers	12
9.4	Trademarks	12
10	Contact information	12

Please be aware that important notices concerning this document and the product(s) described herein, have been included in section 'Legal information'.

