

**TOSHIBA**

# INTEGRATED CIRCUIT

## TECHNICAL DATA

TOSHIBA MOS DIGITAL INTEGRATED CIRCUIT  
TC55416P/J-25, TC55416P/J-35, TC55416P/J-45  
SILICON GATE CMOS

16,384 WORD x 4 BIT CMOS STATIC RAM

### DESCRIPTION

The TC55416P/J is a 65,536 bit high speed static random access memory organized as 16,384 words by 4 bits using CMOS technology, and operated from a single 5-volt supply. Toshiba's high performance device technology provides both high speed and low power features with a maximum access time of 25ns/35ns/45ns and maximum operating current of 120mA/100mA/100mA at minimum cycle time.

The TC55416P/J also features an automatic stand-by mode. When deselected by Chip Enable ( $\overline{CE}$ ), the operating current is reduced to 20mA.

The TC55416P/J is suitable for use in cache memory and high speed storage, where high speed/high density are required.


The TC55416P/J is moulded in a 22 pin standard plastic DIP and a 24 pin plastic SOJ, with 0.3 inch width for high density assembly.

The TC55416P/J is fabricated with ion implanted CMOS silicon gate MOS technology for high performance and high reliability.

### FEATURES

- Fast access time:  
 TC55416P/J-25 25ns(MAX.)  
 TC55416P/J-35 35ns(MAX.)  
 TC55416P/J-45 45ns(MAX.)
- Low power dissipation:  
 Operation TC55416P/J-25 120mA(MAX.)  
 TC55416P/J-35 100mA(MAX.)  
 TC55416P/J-45 100mA(MAX.)  
 Standby 20mA(MAX.)
- 5V single power supply
- Fully static operation
- Directly TTL compatible: All Input and Output
- Package:  
 22 pin plastic 300mil DIP (TC55416P)  
 24 pin plastic 300mil SOJ (TC55416J)


### PIN CONNECTION



### PIN NAMES

A0 ~ A13	Address Inputs
I/O1 ~ I/O4	Data Input/Output
CE	Chip Enable Input
WE	Write Enable Input
V <sub>DD</sub>	Power (+5V)
GND	Ground
N.C.	No Connection

### BLOCK DIAGRAM



**TOSHIBA****INTEGRATED CIRCUIT  
TECHNICAL DATA**

TC55416P/J-25, TC55416P/J-35, TC55416P/J-4!

**MAXIMUM RATINGS**

SYMBOL	ITEM	RATING	UNIT
V <sub>DD</sub>	Power Supply Voltage	-0.3~7.0	V
V <sub>IN</sub>	Input Voltage	-2.0~7.0	V
V <sub>OUT</sub>	Output Voltage	-0.5~V <sub>DD</sub> +0.5	V
P <sub>D</sub>	Power Dissipation	650	mW
T <sub>solder</sub>	Soldering Temperature	260~10	°C·sec
T <sub>stg</sub>	Storage Temperature	-65~150	°C
T <sub>opr</sub>	Operating Temperature	0~70	°C

**D.C. RECOMMENDED OPERATING CONDITIONS**

SYMBOL	PARAMETER	MIN.	TYP.	MAX.	UNIT
V <sub>DD</sub>	Power Supply Voltage	4.5	5.0	5.5	V
V <sub>IH</sub>	Input High Voltage	2.2	-	V <sub>DD</sub> +0.3	V
V <sub>IL</sub>	Input Low Voltage	-0.3	-	0.8	V

**D.C. and OPERATING CHARACTERISTICS (Ta=0~70°C, V<sub>DD</sub>=5V±10%)**

SYMBOL	PARAMETER	TEST CONDITION	MIN.	TYP.	MAX.	UNIT
I <sub>IL</sub>	Input Leakage Current	V <sub>IN</sub> =0~V <sub>DD</sub>	-	-	±1.0	μA
I <sub>OH</sub>	Output High Current	V <sub>OH</sub> =2.4V	-4	-	-	mA
I <sub>OL</sub>	Output Low Current	V <sub>OL</sub> =0.4V	8	-	-	mA
I <sub>LO</sub>	Output Leakage Current	CE=V <sub>IH</sub> or WE=V <sub>IL</sub> V <sub>OUT</sub> =0~V <sub>DD</sub>	-	-	±1.0	μA
I <sub>DDO</sub>	Operating Current	V <sub>DD</sub> =5.5V t <sub>cycle</sub> =Min cycle CE=V <sub>IL</sub> Other Input=V <sub>IH</sub> /V <sub>IL</sub>	-25 -35 -45	-	120 100 100	mA
I <sub>DDS1</sub>	Standby Current	V <sub>DD</sub> =5.5V, t <sub>cycle</sub> =Min cycle CE=V <sub>IH</sub> , Other Input=V <sub>IH</sub> /V <sub>IL</sub>	-	-	20	mA
I <sub>DDS2</sub>		CE=V <sub>DD</sub> -0.2V Other Input=V <sub>DD</sub> -0.2V or 0.2V	-	-	1	

**CAPACITANCE (Ta=25°C)**

SYMBOL	PARAMETER	TEST CONDITION	MAX.	UNIT
C <sub>IN</sub>	Input Capacitance	V <sub>IN</sub> =GND	7	pF
C <sub>OUT</sub>	Output Capacitance	V <sub>OUT</sub> =GND	9	pF

Note: This parameter periodically sampled is not 100% tested.

**A.C. CHARACTERISTICS** (Ta=0~70°C, V<sub>DD</sub>=5V±10%)

Read Cycle

SYMBOL	PARAMETER	TC55416P-25 TC55416J-25		TC55416P-35 TC55416J-35		TC55416P-45 TC55416J-45		UNIT
		MIN.	MAX.	MIN.	MAX.	MIN.	MAX.	
t <sub>RC</sub>	Read Cycle Time	25	-	35	-	45	-	ns
t <sub>ACC</sub>	Address Access Time	-	25	-	35	-	45	ns
t <sub>CO</sub>	Chip Enable Access Time	-	25	-	35	-	45	ns
t <sub>COE</sub>	Chip Enable to Output in Low-Z	0	-	0	-	0	-	ns
t <sub>COD</sub>	Chip Enable to Output in High-Z	-	15	-	15	-	20	ns
t <sub>OH</sub>	Output Data Hold Time	5	-	5	-	5	-	ns

Write Cycle

SYMBOL	PARAMETER	TC55416P-25 TC55416J-25		TC55416P-35 TC55416J-35		TC55416P-45 TC55416J-45		UNIT
		MIN.	MAX.	MIN.	MAX.	MIN.	MAX.	
t <sub>WC</sub>	Write Cycle Time	25	-	35	-	45	-	ns
t <sub>WP</sub>	Write Pulse Width	20	-	30	-	35	-	ns
t <sub>CW</sub>	Chip Enable to End of Write	20	-	30	-	35	-	ns
t <sub>AS</sub>	Address Set Up Time	0	-	0	-	0	-	ns
t <sub>WR</sub>	Write Recovery Time	0	-	0	-	0	-	ns
t <sub>TDW</sub>	WE to Output High-Z	-	10	-	15	-	15	ns
t <sub>TOEW</sub>	WE to Output Low-Z	0	-	0	-	0	-	ns
t <sub>DS</sub>	Data Set Up Time	12	-	15	-	20	-	ns
t <sub>DH</sub>	Data Hold Time	0	-	0	-	0	-	ns

A.C. TEST CONDITIONS

Input Pulse Levels	0.0V, 3.0V
Input Rise and Fall Time	5ns
Input and Output Timing Reference Levels	0.8V, 2.0V
Output Load	See Fig.1




Fig.1 OUTPUT LOAD




Note: In all condition, t<sub>COD</sub> max is less than t<sub>COE</sub> min both for a given device and from device to device.

**TOSHIBA**INTEGRATED CIRCUIT  
TECHNICAL DATA

TC55416P/J-25, TC55416P/J-35, TC55416P/J-

## TIMING WAVEFORMS

## READ CYCLE(1)


WRITE CYCLE 1 ( $\overline{WE}$  Controlled Write)WRITE CYCLE 2 ( $\overline{CE}$  Controlled Write)

- Note:
1.  $\overline{WE}$  is High for Read Cycle.
  2. Assuming that  $\overline{CE}$  Low transition occurs coincident with or after  $\overline{WE}$  Low transition, Outputs remain in a high impedance state.
  3. Assuming that  $\overline{CE}$  High transition occurs coincident with or prior to  $\overline{WE}$  High transition, Outputs remain in a high impedance state.
  4. The Operating temperature ( $T_a$ ) is guaranteed with transverse air flow exceeding 400 linear feet per minute.

## OUTLINE DRAWINGS

Unit in mm

- Plastic DIP



Note: Each lead pitch is 2.54mm.

All leads are located within 0.25mm of the true longitudinal position with respect to No.1 and No.22 leads.




**TOSHIBA****INTEGRATED CIRCUIT  
TECHNICAL DATA**

TC55416P/J-25, TC55416P/J-35, TC55416P/J-42

**OUTLINE DRAWINGS**

- Plastic SOJ

Unit in mm



Note: Each lead pitch is 1.27mm.

All leads are located within 0.12mm of the true longitudinal position with respect to No.1 and No.24 leads.