

TOSHIBA MOS MEMORY PRODUCTS

262,144 WORDS×4 BITS MULTIPORT DYNAMIC RAM
SILICON GATE CMOS

TC524256P/Z-10,
TC524256P/Z-12

PRELIMINARY

DESCRIPTION

The TC524256P/Z is a CMOS Multiport memory equipped with a 262,144-word x 4 bit dynamic random access memory (RAM) port and a 512-word x 4 bit static serial access memory (SAM) port. In addition to the conventional DRAM operation modes, the TC524256P/Z features a write-per-bit function on the RAM port; Bi-directional transfer capability between the DRAM memory array and the SAM data register and a high speed serial read/write capability on the SAM port. The RAM port and the SAM port can be accessed independently

FEATURES

ITEM		TC524256P/Z	
		-10	-12
t_{RAC}	RAS Access Time (Max.)	100ns	120ns
t_{CAC}	CAS Access Time (Max.)	50ns	60ns
t_{RC}	Cycle Time (Min.)	190ns	220ns
t_{PC}	Page Mode Cycle Time (Min.)	90ns	105ns
t_{SCA}	Serial Access Time (Max.)	25ns	35ns
t_{SCC}	Serial Cycle Time (Min.)	30ns	40ns
I_{CC1}	RAM Operating Current (SAM: Standby)	60mA	55mA
I_{CC2A}	SAM Operating Current (RAM: Standby)	40mA	35mA
I_{CC2}	RAM/SAM Standby Current	3mA	

except when data is being transferred between them internally.


The TC524256P/Z is fabricated using TOSHIBA's CMOS silicon gate process technology as well as advanced circuitry to provide low power dissipation and wide operating margin. Multiplexed address inputs and a common input/output organization allow the TC524256P/Z to be housed in a standard 28-pin, 400-mil wide plastic DIP and 400-mil height ZIP. System oriented features include a single $5V \pm 10\%$ power supply operation and compatibility with high performance schottky TTL logic.

- Organization
RAM port: 262,144 words x 4 bits
SAM port: 512 words x 4 bits
- Single power supply of $5V \pm 10\%$ with a built-in V_{BB} generator
- Read-Modify-Write, \overline{CAS} before \overline{RAS} refresh, Hidden refresh, Page mode, Write-Per-Bit, Read transfer, Write transfer, Serial read, Serial Write capability
- All inputs and outputs TTL compatible
- 512 refresh cycle/8ms
- Package TC524256P: 0.4 inches 28 pins standard Plastic DIP
TC524256Z: 0.4 inches 28 pins standard Plastic ZIP

PIN NAMES


A0 ~ A8	Address Inputs
\overline{RAS}	Row Address Strobe
\overline{CAS}	Column Address Strobe
$\overline{DT}/\overline{OE}$	Data Transfer/Output Enable
$\overline{WB}/\overline{WE}$	Write Per Bit/Write Enable
W1/I01 ~ W4/I04	Write Mask/Data IN, OUT
SC	Serial Clock
SE	Serial Enable
SI01 ~ SI04	Serial Input Output
V_{CC}	Power (+5V)
V_{SS}	Ground
N.C.	No Connection

PIN CONNECTION (TOP VIEW)



TC524256P/Z-10, TC524256P/Z-12

BLOCK DIAGRAM



ABSOLUTE MAXIMUM RATINGS

SYMBOL	ITEM	RATING	UNITS	NOTES
V _{IN} , V _{OUT}	Input Output Voltage	-1.0~7.0	V	1
V _{CC}	Power Supply Voltage	-1.0~7.0	V	1
T _{opr}	Operating Temperature	0~70	°C	1
T _{stg}	Storage Temperature	-55~150	°C	1
T _{SOLDER}	Soldering Temperature・Time	260・10	°C・sec	1
P _D	Power Dissipation	1	W	1
I _{OUT}	Short Circuit Output Current	50	mA	1

RECOMMENDED DC OPERATING CONDITION (Ta=0~70°C)

SYMBOL	PARAMETER	MIN.	TYP.	MAX.	UNIT	NOTES
V _{CC}	Power Supply Voltage	4.5	5.0	5.5	V	2
V _{IH}	Input High Voltage	2.4	-	6.5	V	2
V _{IL}	Input Low Voltage	-1.0	-	0.8	V	2

DC ELECTRICAL CHARACTERISTICS (V_{CC}=5V±10%, Ta=0~70°C)

SYMBOL	ITEM (RAM Port)	SAM Port	TC524256P/ Z-10		TC524256P/ Z-12		UNITS	NOTES
			MIN.	MAX.	MIN.	MAX.		
I _{CC1}	OPERATING CURRENT	Standby	-	60	-	55	mA	3,4
I _{CC1A}	($\overline{\text{RAS}}$, $\overline{\text{CAS}}$ Cycling: $t_{\text{RC}}=t_{\text{RC MIN.}}$)	Active	-	100	-	90		3,4
I _{CC2}	STANDBY CURRENT	Standby	-	3	-	3	mA	
I _{CC2A}	($\overline{\text{RAS}}$, $\overline{\text{CAS}}=V_{\text{IH}}$)	Active	-	40	-	35		3,4
I _{CC3}	RAS ONLY REFRESH CURRENT	Standby	-	60	-	55	mA	3
I _{CC3A}	($\overline{\text{RAS}}$ Cycling, $\overline{\text{CAS}}=V_{\text{IH}}$: $t_{\text{RC}}=t_{\text{RC MIN.}}$)	Active	-	100	-	90		3,4
I _{CC4}	PAGE MODE CURRENT	Standby	-	50	-	45	mA	3,4
I _{CC4A}	($\overline{\text{RAS}}=V_{\text{IL}}$, $\overline{\text{CAS}}$ Cycling: $t_{\text{PC}}=t_{\text{PC MIN.}}$)	Active	-	90	-	80		3,4
I _{CC5}	CAS BEFORE RAS REFRESH CURRENT	Standby	-	60	-	55	mA	3
I _{CC5A}	($\overline{\text{CAS}}$ Before $\overline{\text{RAS}}$ Cycling: $t_{\text{RC}}=t_{\text{RC MIN.}}$)	Active	-	100	-	90		3,4
I _{CC6}	DATA TRANSFER CURRENT	Standby	-	60	-	55	mA	3
I _{CC6A}	($\overline{\text{RAS}}$, $\overline{\text{CAS}}$ Cycling: $t_{\text{RC}}=t_{\text{RC MIN.}}$)	Active	-	100	-	90		3,4

SYMBOL	ITEM	MIN.	TYP.	MAX.	UNITS	NOTES
I _{I(L)}	INPUT LEAKAGE CURRENT ($0V \leq V_{\text{IN}} \leq 6.5V$, All Other Pins Not Under Test=0V)	-10	0	10	μA	
I _{O(L)}	OUTPUT LEAKAGE CURRENT (Output is disabled, $0V \leq V_{\text{OUT}} \leq 5.5V$)	-10	0	10	μA	
V _{OH}	OUTPUT HIGH LEVEL VOLTAGE (W_i/I_{O1} , SIO_i $I_{\text{OUT}}=-5mA$)	2.4	-	-	V	
V _{OL}	OUTPUT LOW LEVEL VOLTAGE (W_i/I_{O1} , SIO_i $I_{\text{OUT}}=+4.2mA$)	-	-	0.4	V	

TC524256P/Z-10, TC524256P/Z-12

ELECTRICAL CHARACTERISTICS AND RECOMMENDED AC OPERATING CONDITIONS

(V_{CC}=5V±10%, Ta=0~70°C) (NOTES 5, 6, 7)

SYMBOL	PARAMETER	TC524256P/ Z-10		TC524256P/ Z-12		UNIT	NOTES
		MIN.	MAX.	MIN.	MAX.		
t _{RC}	Random Read or Write Cycle Time	190		220		ns	
t _{RWC}	Read-Write Cycle Time	250		290			
t _{PC}	Page Mode Cycle Time	90		105			
t _{PRWC}	Page Mode Read-Write Cycle Time	150		175			
t _{RAC}	Access Time from $\overline{\text{RAS}}$		100		120		8,14
t _{CAC}	Access Time from $\overline{\text{CAS}}$		50		60		8,14
t _{OFF}	Output Buffer Turn-Off Delay	0	30	0	35		10
t _T	Transition Time (Rise and Fall)	3	35	3	35		7
t _{RP}	$\overline{\text{RAS}}$ Precharge Time	80		90			
t _{RAS}	$\overline{\text{RAS}}$ Pulse Width	100	10,000	120	10,000		
t _{RSH}	$\overline{\text{RAS}}$ Hold Time	50		60			
t _{CSH}	$\overline{\text{CAS}}$ Hold Time	100		120			
t _{CAS}	$\overline{\text{CAS}}$ Pulse Width	50		60			
t _{RCD}	$\overline{\text{RAS}}$ to $\overline{\text{CAS}}$ Delay Time	20	50	25	60		
t _{CRP}	$\overline{\text{CAS}}$ to $\overline{\text{RAS}}$ Precharge Time	10		10			
t _{CPN}	$\overline{\text{CAS}}$ Precharge Time	15		20			
t _{CP}	$\overline{\text{CAS}}$ Precharge Time (Page Mode)	30		35			
t _{ASR}	Row Address Set-Up Time	0		0			
t _{RAH}	Row Address Hold Time	10		15			
t _{ASC}	Column Address Set-Up Time	0		0			
t _{CAH}	Column Address Hold Time	20		25			
t _{AR}	Column Address Hold Time referenced to $\overline{\text{RAS}}$	70		85			
t _{RCS}	Read Command Set-Up Time	0		0			
t _{RCH}	Read Command Hold Time	0		0			11
t _{RRH}	Read Command Hold Time referenced to $\overline{\text{RAS}}$	10		10			11
t _{WCH}	Write Command Hold Time	20		25			
t _{WCR}	Write Command Hold Time referenced to $\overline{\text{RAS}}$	70		85			
t _{WP}	Write Command Pulse Width	20		25			
t _{RWL}	Write Command to $\overline{\text{RAS}}$ Lead Time	30		35			
t _{CWL}	Write Command to $\overline{\text{CAS}}$ Lead Time	30		35			
t _{DS}	Data Set-Up Time	0		0			12
t _{DH}	Data Hold Time	20		25			12
t _{RASP}	$\overline{\text{RAS}}$ Pulse Width (Page Mode)	190	100,000	225	100,000		

ELECTRICAL CHARACTERISTICS AND RECOMMENDED AC OPERATING CONDITION (Continued)

SYMBOL	PARAMETER	TC524256P/ Z-10		TC524256P/ Z-12		UNITS	NOTES
		MIN.	MAX.	MIN.	MAX.		
t_{DHR}	Data Hold Time referenced to \overline{RAS}	70		85		ns	
t_{WCS}	Write Command Set-Up Time	0		0			13
t_{RWD}	\overline{RAS} to \overline{WE} Delay Time	125		150			13
t_{CWD}	\overline{CAS} to \overline{WE} Delay Time	75		90			13
t_{DZC}	Data to \overline{CAS} Delay Time	0		0			
t_{DZO}	Data to \overline{OE} Delay Time	0		0			
t_{OEA}	Access Time from \overline{OE}		25		30		
t_{OEZ}	Output Buffer Turn-Off Delay from \overline{OE}	0	20	0	25		10
t_{OED}	\overline{OE} to Data Input Delay Time	20		25			
t_{OEHL}	\overline{OE} Command Hold Time	20		20			
t_{ROH}	\overline{RAS} Hold Time referenced to \overline{OE}	20		20			
t_{CSR}	\overline{CAS} Set-Up Time for \overline{CAS} Before \overline{RAS} Cycle	10		10			
t_{CHR}	\overline{CAS} Hold Time for \overline{CAS} Before \overline{RAS} Cycle	20		20			
t_{RPC}	\overline{RAS} Precharge to \overline{CAS} Active Time	0		0			
t_{CPT}	\overline{CAS} Precharge Time for \overline{CAS} Before \overline{RAS} Counter Test	40		50			
t_{REF}	Refresh Period		8		8	ms	
t_{WSR}	\overline{WB} Set-Up Time	0		0		ns	
t_{RWH}	\overline{WB} Hold Time	10		15			
t_{MS}	Write-Per-Bit Mask Data Set-Up Time	0		0			
t_{MH}	Write-Per-Bit Mask Data Hold Time	10		15			
t_{THS}	\overline{DT} High Set-Up Time	0		0			
t_{THH}	\overline{DT} High Hold Time	10		15			
t_{TLS}	\overline{DT} Low Set-Up Time	0		0			
t_{TLH}	\overline{DT} Low Hold Time	10		15			
t_{RTH}	\overline{DT} Low Hold Time referenced to \overline{RAS} (Real Time Read Transfer)	80		95			
t_{CTH}	\overline{DT} Low Hold Time referenced to \overline{CAS} (Real Time Read Transfer)	30		35			
t_{ESR}	\overline{SE} Set-Up Time referenced to \overline{RAS}	0		0			
t_{REH}	\overline{SE} Hold Time referenced to \overline{RAS}	10		15			
t_{TRP}	\overline{DT} to \overline{RAS} Precharge Time	80		90			
t_{RP}	\overline{DT} Precharge Time	30		35			
t_{RSD}	\overline{RAS} to First \overline{SC} Delay Time (Read Transfer)	100		120			

TC524256P/Z-10, **TC524256P/Z-12**

ELECTRICAL CHARACTERISTICS AND RECOMMENDED AC OPERATING CONDITION

SYMBOL	PARAMETER	TC524256P/ Z-10		TC524256P/ Z-12		UNIT	NOTES
		MIN.	MAX.	MIN.	MAX.		
t_{CSD}	\overline{CAS} to First SC Delay Time (Read Transfer)	50		60		ns	
t_{TSL}	Last SC to \overline{DT} Lead Time (Real Time Read Transfer)	5		10			
t_{TSD}	\overline{DT} to First SC Delay Time (Read Transfer)	15		20			
t_{SRS}	Last SC to \overline{RAS} Set-Up Time (Serial Input)	30		40			
t_{SRD}	\overline{RAS} to First SC Delay Time (Serial Input)	25		30			
t_{SDD}	\overline{RAS} to Serial Input Delay Time	50		60			
t_{SDZ}	Serial Output Buffer Turn-Off Delay Time \overline{RAS} (Pseudo Write Transfer)	10	50	10	60		10
t_{SZS}	Serial Input to First SC Delay Time	0		0			
t_{SCC}	SC Cycle Time	30		40			
t_{SC}	SC Pulse Width (SC High Time)	10		15			
t_{SCP}	SC Precharge Time (SC Low Time)	10		15			
t_{SCA}	Access Time from SC		25		35		9
t_{SOH}	Serial Output Hold Time from SC	5		5			
t_{SDS}	Serial Input Set-Up Time	0		0			
t_{SDH}	Serial Input Hold Time	20		30			
t_{SEA}	Access Time from \overline{SE}		25		35		9
t_{SE}	\overline{SE} Pulse Width	25		35			
t_{SEP}	\overline{SE} Precharge Time	25		35			
t_{SEZ}	Serial Output Buffer Turn-Off Delay from \overline{SE}	0	20	0	30		10
t_{SZE}	Serial Input to \overline{SE} Delay Time	0		0			
t_{SWS}	Serial Write Enable Set-Up Time	5		10			
t_{SEH}	Serial Write Enable Hold Time	15		20			
t_{SWIS}	Serial Write Disable Set-Up Time	5		10			
t_{SWIH}	Serial Write Disable Hold Time	15		20			

CAPACITANCE ($V_{CC}=5V\pm 10\%$, $f=1MHz$, $T_a=0\sim 70^{\circ}C$)

SYMBOL	PARAMETER	MIN.	MAX.	UNIT
C_{I1}	Input Capacitance ($A0\sim A8$)	-	5	pF
C_{I2}	Input Capacitance (\overline{RAS} , \overline{CAS} , $\overline{DT}/\overline{OE}$, $\overline{WB}/\overline{WE}$, SC, \overline{SE})	-	5	
C_{IO1}	Input/Output Capacitance ($W1/IO1\sim W4/IO4$)	-	7	
C_{IO2}	Input/Output Capacitance ($SI01\sim SI04$)	-	7	

NOTES:

1. Stresses greater than those listed under "Absolute Maximum Ratings" may cause permanent damage to the device.
2. All voltage are referenced to V_{SS} .
3. These parameters depend on cycle rate.
4. These parameters depend on output loading. Specified values are obtained with the output open.
5. An initial pause of 200 μ s is required after power-up followed by any 8 \overline{RAS} cycles and any 8 SC cycles before proper device operation is achieved. In case of using internal refresh counter, a minimum of 8 \overline{CAS} Before \overline{RAS} initialization cycles instead of 8 \overline{RAS} cycles are required.
6. AC measurements assume $t_T=5$ ns.
7. $V_{IH}(\text{min.})$ and $V_{IL}(\text{max.})$ are reference levels for measuring timing of input signals. Also, transition times are measured between V_{IH} and V_{IL} .
8. RAM port outputs are measured with a load equivalent to 2 TTL loads and 100pF.
9. SAM port outputs are measured with a load equivalent to 2 TTL loads and 50pF.
10. $t_{OFF}(\text{max.})$, $t_{OEZ}(\text{max.})$, $t_{SDZ}(\text{max.})$ and $t_{SEZ}(\text{max.})$ define the time at which the output achieve the open circuit condition and are not referenced to output voltage levels.
11. Either t_{RCH} or t_{RRH} must be satisfied for a read cycles.
12. These parameters are referenced to \overline{CAS} leading edge of early write cycles and to $\overline{WB}/\overline{WE}$ leading edge in read-write cycles.
13. t_{WCS} , t_{RWD} and t_{CWD} are not restrictive operating parameters. They are included in the data sheet as electrical characteristics only. If $t_{WCS} \geq t_{WCS}(\text{min.})$, the cycle is an early write cycles and the data out pin will remain open circuit (high impedance) throughout the entire cycle; If $t_{RWD} \geq t_{RWD}(\text{min.})$ and $t_{CWD} \geq t_{CWD}(\text{min.})$, the cycle is a read-write cycle and the data out will contain data read from the selected cell: If neither of the above sets of conditions is satisfied, the condition of the data out (at access time) is indeterminate.
14. Operation within the $t_{RCD}(\text{max.})$ limit insures that $t_{RAC}(\text{max.})$ can be met. $t_{RCD}(\text{max.})$ is specified as a reference point only: If t_{RCD} is greater than the specified $t_{RCD}(\text{max.})$ limit, then access time is controlled by t_{CAC} .

TC524256P/Z-10, TC524256P/Z-12

DEVICE INFORMATION

RAM PORT OPERATION

Operation Truth Table

All operation modes of TC524256P/Z are determined by $\overline{\text{CAS}}$, $\overline{\text{DT/OE}}$, $\overline{\text{WB/WE}}$, and $\overline{\text{SE}}$ at the falling edge of $\overline{\text{RAS}}$. They are shown in the following table 1.

$\overline{\text{RAS}}$	$\overline{\text{CAS}}$	ADDRESS	$\overline{\text{DT/OE}}$	$\overline{\text{WB/WE}}$	$\overline{\text{SE}}$	FUNCTION
H	H	*	*	*	*	Standby
	H	Valid	H \rightarrow L	H	*	Read
	H	Valid	H	H \rightarrow L	*	Write
	H	Valid (Row add.)	H	*	*	$\overline{\text{RAS}}$ only refresh
	L	*	H(1)	*	*	$\overline{\text{CAS}}$ -before- $\overline{\text{RAS}}$ Refresh
	H	Valid	H	L	*	Write-per-Bit
	H	Valid	L	H	*	Read Transfer
	H	Valid	L	L	L	Write Transfer
	H	Valid	L	L	H	Pseudo-Write Transfer

Note; H: V_{IH} , L: V_{IL} , *: V_{IH} or V_{IL}

- (1) The input level of $\overline{\text{DT/OE}}$ in the $\overline{\text{CAS}}$ before $\overline{\text{RAS}}$ timing is not restricted. However it is recommended that $\overline{\text{DT/OE}}$ be held 'High' because this input will be used for future expansion of the operation mode.

ADDRESSING

The 18 address bits required to decode 4-bits of the 1,048,576 cell locations within the Dynamic RAM memory array of the TC524256P/Z, are multiplexed onto 9 address input pins ($A0 \sim A8$). Nine row-address bits are latched on the falling edge of the row address strobe ($\overline{\text{RAS}}$) and the following nine column address bits are latched on the falling edge of the column address strobe ($\overline{\text{CAS}}$).

DATA TRANSFER/OUTPUT ENABLE ($\overline{\text{DT/OE}}$)

The $\overline{\text{DT/OE}}$ input is a multifunction pin. When $\overline{\text{DT/OE}}$ is 'High' at the falling edge of $\overline{\text{RAS}}$, a normal DRAM cycle is performed and this input is used as an output enable. When $\overline{\text{DT/OE}}$ is 'Low' at the falling edge of $\overline{\text{RAS}}$, a data transfer operation is started between the RAM port and the SAM port.

WRITE-PER-BIT/WRITE-ENABLE ($\overline{WB}/\overline{WE}$)

The $\overline{WB}/\overline{WE}$ input is also a multifunction pin. For conventional DRAM cycle, the $\overline{WB}/\overline{WE}$ input is used in the same manner as standard DRAMs except when the write-per-bit function is used. When $\overline{WB}/\overline{WE}$ is 'low' at the falling edge of \overline{RAS} , the bit write-mask is enabled. When $\overline{WB}/\overline{WE}$ and \overline{CAS} are 'low' at the falling edge of \overline{RAS} , the raster operation set-up cycle is executed.

The $\overline{WB}/\overline{WE}$ input also determines the direction of data transfer between the DRAM memory array and the serial register. When $\overline{WB}/\overline{WE}$ is 'high' at the falling edge of \overline{RAS} , the data is transferred from RAM to SAM (read-transfer cycle). When $\overline{WB}/\overline{WE}$ is 'low' at the falling edge of \overline{RAS} , the data is transferred from SAM to RAM (write-transfer cycle).

WRITE-MASK DATA/DATA INPUT/OUTPUT ($W1/I01$ to $W4/I04$)

When the write-per-bit function is enabled, the mask data on the $W1/I01$ pins is latched into the write-mask register $WM1$ at the falling edge of \overline{RAS} . Data is written into the DRAM on data lines where the write-mask data is a logic '1'. Writing is inhibited on data lines where the write-mask data is a logic '0'. The write-mask data is valid for only one cycle.

PAGE MODE

The page mode feature of the TC524256P/Z allows data to be transferred into of multiple column locations of the same row by having multiple column cycles during a single active \overline{RAS} cycle.

For the initial page mode access, the output data is valid after the specified access time from \overline{RAS} . For all subsequent page mode read operations, the output data is valid after the specified access time from \overline{CAS} . As a result, page mode operation reduces power dissipation and improves data access time.

When the write-per-bit function is enabled, the mask data specified in the first write operation, at the falling edge of \overline{RAS} , is maintained throughout the page mode write cycle.

\overline{RAS} -ONLY REFRESH

The data in the DRAM cycle requires periodic refreshing to prevent data loss. Refreshing is accomplished by performing a memory cycle at each of the 512 rows in the DRAM array within the specified 8ms refresh period. Although any normal memory cycle will perform the refresh operation, this function is most easily accomplished with ' \overline{RAS} -ONLY' cycles.

CAS-BEFORE-RAS REFRESH


The TC524256P/Z also offers an internal refresh function. When $\overline{\text{CAS}}$ is held 'low' for a specified period (t_{CSR}) before $\overline{\text{RAS}}$ goes low, an internal refresh address counter and on-chip refresh control clock generators are enabled and an internal refresh operation takes place. When the refresh operation is completed, the internal refresh address counter is automatically incremented in preparation for the next $\overline{\text{CAS}}$ -before- $\overline{\text{RAS}}$ cycle. For successive $\overline{\text{CAS}}$ -before- $\overline{\text{RAS}}$ refresh cycles, $\overline{\text{CAS}}$ can remain low while cycling $\overline{\text{RAS}}$.

During a $\overline{\text{CAS}}$ -before- $\overline{\text{RAS}}$ refresh cycle, $\overline{\text{WB}}/\overline{\text{WE}}$ must be 'high' at the falling edge of $\overline{\text{RAS}}$ to prevent a false raster operation set-up cycle from occurring.

HIDDEN REFRESH

A hidden refresh is a $\overline{\text{CAS}}$ -before- $\overline{\text{RAS}}$ refresh performed by holding $\overline{\text{CAS}}$ 'low' from a previous read cycle. This allows for the output data from the previous memory cycle to remain valid while performing a refresh. The internal refresh address counter provides the address and the refresh is accomplished by cycling $\overline{\text{RAS}}$ after the specified $\overline{\text{RAS}}$ -precharge period (refer to figure 1).

Figure 1: Hidden refresh cycle



WRITE-PER-BIT FUNCTION

The write-per-bit function selectively controls the internal write-enable circuits of the RAM port. When $\overline{WB}/\overline{WE}$ is held 'low' at the falling edge of \overline{RAS} , during a random access operation, the write-mask is enabled. At the same time, the mask data on the $W1/I01$ pins is latched onto the write-mask register (WML). When a '0' is sensed on any of the $W1/I01$ pins, their corresponding write circuits are disabled and new data will not be written.

When a '1' is sensed on any of the $W1/I01$ pins, their corresponding write circuits will remain enabled so that new data is written. The truth table of the write-per-bit function is shown in table 2.

Table 2: Truth table for write-per-bit function

At the falling edge of \overline{RAS}				Function
\overline{CAS}	$\overline{DT}/\overline{OE}$	$\overline{WB}/\overline{WE}$	$W1/I01$ ($i=1\sim 4$)	
H	H	H	*	Write Enable
H	H	L	1	Write Enable
			0	Write Mask

An example of the write-per-bit function illustrating its application to displays is shown in figures 2 and 3.

Figure 2: Write-per-bit timing cycle






Figure 3: Corresponding bit-map



In a read-transfer cycle (which is preceded by a write-transfer cycle), the SC clock must be held at a constant V_{IL} or V_{IH} , after the SC precharge time has been satisfied. A rising edge of the SC clock must not occur until after the specified delay t_{TSD} from the rising edge of $\overline{DT}/\overline{OE}$ (refer to Figure 5).


Figure 5: Read-transfer cycle (preceded by a write-transfer cycle)



In a real-time read-transfer cycle (which is preceded by another read-transfer cycle), the previous row data appears on the SIO lines until the specified t_{SCA} access time from the same rising edge of SC.

This feature allows for the first bit of the new row of data to appear on the serial output as soon as the last bit of the previous row has been strobed, without any timing loss. To make this continuous data flow possible: the rising edge of $\overline{DT}/\overline{OE}$ must be synchronized with RAS, CAS and the subsequent rising edge of SC (refer to Figure 6).

Figure 6: Real-time read transfer cycle





WRITE-TRANSFER CYCLE

A write-transfer cycle consists of loading the content of the SAM data register into a selected row or the RAM array. A write-transfer is accomplished by $\overline{\text{CAS}}$ high, $\overline{\text{DT}}/\overline{\text{OE}}$ low, $\overline{\text{WB}}/\overline{\text{WE}}$ low and $\overline{\text{SE}}$ low at the falling edge of $\overline{\text{RAS}}$. The row address selected at the falling edge of $\overline{\text{RAS}}$ determines the RAM row address into which the data will be transferred. The column address selected at the falling edge of $\overline{\text{CAS}}$ determines the start address of the serial pointer of the SAM. After the write-transfer is completed, the SIO lines are in the input mode so that serial data synchronized with SC can be loaded.

When two consecutive write-transfer operations are performed, there is a delay in availability between the last bit of the previous row and the first bit of the new row. Consequently the SC clock must be held at a constant V_{IL} or V_{IH} after the SC precharge time t_{SC} has been satisfied, a rising edge of the SC clock until after a specified delay t_{SRD} from the rising edge of $\overline{\text{RAS}}$ (refer to figure 7).

Figure 7: Write-transfer cycle




PSEUDO-WRITE-TRANSFER CYCLE

The pseudo-write-transfer cycle switches SIO lines from serial output mode to serial input mode. A pseudo-write-transfer is accomplished by holding $\overline{\text{CAS}}$ high, $\overline{\text{DT}}/\overline{\text{OE}}$ low, $\overline{\text{WB}}/\overline{\text{WE}}$ low and $\overline{\text{SE}}$ high at the falling edge of RAS. The pseudo-write-transfer cycle must be performed after a read-transfer cycle if the subsequent operation is a write-transfer cycle.

There is a timing delay associated with the switching of the SIO lines from serial output mode to serial input mode. During this period, the SC clock must be held at a constant V_{IL} or V_{IH} after the t_{SC} precharge time has been satisfied. A rising edge of the SC clock must not occur until after the specified delay t_{SRD} from the rising edge of RAS (refer to Figure 8).


Figure 8: Pseudo-write-transfer cycle



SAM PORT OPERATION

The TC524256P/Z is provided with a 512-word by 4-bit serial access memory (SAM). High-speed read and write operation may be performed through the SAM port independent of the RAM port operations, except during transfer operations. The preceding transfer operation determines the direction of data flow through the SAM registers.

Data may be read out of the SAM port after a read-transfer cycle (RAM → SAM) has been performed. Data can be shifted out of the SAM port starting at any of the 512-bit locations. This tap location corresponds to the column address selected at the falling edge of $\overline{\text{CAS}}$ during the read-transfer cycle. The SAM registers are configured as circular data registers. The data is shifted out sequentially starting from the selected tap location to the most significant bit and then wraps around to the least significant bit.





Tap location determined by column address of read-transfer cycle.

Subsequent real-time-read-transfer may be performed on-the-fly as many times as desired within the refresh constraint of the DRAM memory array.

A pseudo-write-transfer cycle must be performed in order to write data into the SAM port. This cycle switches the SAM port operation from output mode to input mode. Data is not transferred during a pseudo-write-transfer cycle. A write-transfer cycle (SAM → RAM) may then be performed. The data in the SAM registers is loaded into the RAM row selected by the row address at the falling edge of $\overline{\text{RAS}}$. The start address of SAM registers is determined by the column address selected at the falling edge of $\overline{\text{CAS}}$.

Table 4: Truth table for SAM operation

Preceding Transfer Cycle	SAM port operation	$\overline{\text{DT}}/\overline{\text{OE}}$ (at the falling edge of $\overline{\text{RAS}}$)	SC	$\overline{\text{SE}}$	Function
read-transfer	serial output mode	H*		L	enable serial read
				H	disable serial read
write-transfer	serial input mode			L	enable serial write
				H	disable serial write

* When simultaneous operation are being performed on the RAM port and the SAM port, $\overline{\text{DT}}/\overline{\text{OE}}$ must be held high at the falling edge of $\overline{\text{RAS}}$ so as not to perform a false transfer cycle.

SERIAL CLOCK (SC)

All operations of the SAM port are synchronized with the serial clock SC. Data is shifted in or out of the SAM registers at the rising edge of SC. In a serial-read, the output data becomes valid on the SIO pins after the maximum specified serial access time t_{SCA} from the rising edge of SC.

The serial clock SC also increments the 9-bit serial pointer which is used to select the SAM address. The pointer address is incremented in a wrap-around mode to select sequential locations after the starting location which is determined by the column address in the read-transfer cycle. When the pointer reaches the most significant address location (decimal 511), the next SC clock will place it at the least significant address location (decimal 0).

SERIAL ENABLE (\overline{SE})

The \overline{SE} input is used to enable serial access operation. In a serial-read cycle, \overline{SE} is used as an output control. In a serial-write cycle, \overline{SE} is used as a write enable control. When \overline{SE} is high, serial access is disabled, however, the serial address pointer location is still incremented when SC is clocked even when \overline{SE} is high.

SERIAL INPUT/OUTPUT (SIO1 ~ SIO4)


Serial input and serial output share common I/O pins. Serial input or output mode is determined by the most recent transfer cycle. When a read-transfer cycle is performed, the SAM port is in the output mode. When a pseudo-write cycle is performed, the SAM port operation is switched from output mode to input mode.

During subsequent write-transfer cycle, the SAM port remains in the input mode.


REFRESH

The SAM data registers are static flip-flops therefore a refresh is not required.


WRITE CYCLE (EARLY WRITE)




WRITE CYCLE (\overline{OE} CONTROLLED WRITE)




READ-WRITE/READ-MODIFY-WRITE CYCLE




PAGE MODE READ CYCLE



PAGE MODE WRITE CYCLE (EARLY WRITE)





PAGE MODE READ-MODIFY-WRITE CYCLE



 Don't Care


RAS ONLY REFRESH CYCLE




 Don't Care

**TC524256P/Z-10,
TC524256P/Z-12**


CAS BEFORE RAS REFRESH CYCLE




Note: A0 ~ A8=Don't Care

 Don't Care

HIDDEN REFRESH CYCLE




READ TRANSFER CYCLE (Previous transfer is write transfer)




Note: $\overline{SE}=V_{IL}$

X Don't Care

WRITE TRANSFER CYCLE




PSEUDO WRITE TRANSFER CYCLE




TC524256P/Z-10, TC524256P/Z-12


SERIAL READ CYCLE (\overline{SE} CONTROLLED OUTPUTS)




SERIAL READ CYCLE ($\overline{SE}=V_{IL}$)



SERIAL WRITE CYCLE (\overline{SE} CONTROLLED WRITE)



SERIAL WRITE CYCLE ($\overline{SE}=V_{IL}$)




TC524256P/Z-10, TC524256P/Z-12

OUTLINE DRAWINGS

- Plastic DIP

Unit in mm




Note: Each lead pitch is 2.54mm.

All leads are located within 0.25mm of their true longitudinal position with respect to No.1 and No.28 leads.

All dimensions are in millimeters.

• Plastic ZIP

Unit in mm



Note: Each lead pitch is 1.27mm.

All dimensions are in millimeters.

Toshiba does not assume any responsibility for use of any circuitry described; no circuit patent licenses are implied, and Toshiba reserves the right, at any time without notice, to change said circuitry.

**TC524256P/Z-10,
TC524256P/Z-12**