TOSHIBA MOS MEMORY PRODUCTS

262,144 WORDS \times 4 BITS MULTIPORT DYNAMIC RAM SILICON GATE CMOS

TC524256P/Z-10, TC524256P/Z-12

PRELIMINARY

DESCRIPTION

The TC524256P/Z is a CMOS Multiport memory equipped with a 262,144-word x 4 bit dynamic random access memory (RAM) port and a 512-word x 4 bit static serial access memory (SAM) port. In addition to the conventional DRAM operation modes, the TC524256P/Z features a write-per-bit function on the RAM port; Bidirectional transfer capability between the DRAM memory array and the SAM data register and a high speed serial read/write capability on the SAM port. The RAM port and the SAM port can be accessed independently

FEATURES

| | ITEM | TC5242 | 256P/Z |
|-------------------|--------------------------------------|--------|--------|
| | 11 EIVI | -10 | -12 |
| t _{RAC} | RAS Access Time (Max.) | 100ns | 120ns |
| t _{CAC} | CAS Access Time (Max.) | 50ns | 60ns |
| t _{RC} | Cycle Time (Min.) | 190ns | 220ns |
| tPC | Page Mode Cycle Time (Min.) | 90ns | 105ns |
| t _{SCA} | Serial Access Time (Max.) | 25ns | 35ns |
| t _{SCC} | Serial Cycle Time (Min.) | 30ns | 40ns |
| Icc1 | RAM Operating Current (SAM: Standby) | 60mA | 55mA |
| I _{CC2A} | SAM Operating Current (RAM: Standby) | 40mA | 35mA |
| I _{CC2} | RAM/SAM Standby Current | 3m | ıΑ |

PIN NAMES

| A0 ~ A8 | Address Inputs |
|-----------------|-----------------------------|
| RAS | Row Address Strobe |
| CAS | Column Address Strobe |
| DT/OE | Data Transfer/Output Enable |
| WB/WE | Write Per Bit/Write Enable |
| W1/I01 ~ W4/I04 | Write Mask/Data IN, OUT |
| SC | Serial Clock |
| SE | Serial Enable |
| SI01 ~ SI04 | Serial Input Output |
| V _{CC} | Power (+5V) |
| V _{SS} | Ground |
| N.C. | No Connection |

except when data is being transferred between them internally.

The TC524256P/Z is fabricated using TOSHIBA's CMOS silicon gate process technology as well as advanced circuitry to provide low power dissipation and wide operating margin. Multiplexed address inputs and a common input/output organization allow the TC524256P/Z to be housed in a standard 28-pin, 400-mil wide plastic DIP and 400-mil height ZIP. System oriented features include a single 5V ± 10% power supply operation and compatibility with high performance schottky TTL logic.

Organization

RAM port: 262,144 words x 4 bits SAM port: 512 words x 4 bits

- Single power supply of 5V ± 10% with a built-in V_{BB} generator.
- Read-Modify-Write, CAS before RAS refresh, Hidden refresh, Page mode, Write-Per-Bit, Read transfer, Write transfer, Serial read, Serial Write capability
- All inputs and outputs TTL compatible
- 512 refresh cycle/8ms
- Package TC524256P: 0.4 inches 28 pins standard

Plastic DIP


TC524256Z: 0.4 inches 28 pins standard

Plastic ZIP

PIN CONNECTION (TOP VIEW)

| Pla | stic D | CP. | Pla | astic | ZIP |
|---------------------------------------|--|---|--|--|---|
| SI020 DT/OEC W1/I010 W2/1020 | 2 27 3 26 4 25 5 24 6 23 7 22 8 21 9 20 10 19 11 18 12 17 13 16 | Vss s104 s103 sE w4/104 w3/103 N.C. AO A1 A2 A3 A7 | N.C. W4/T04 S103 VSS S101 DT/OE W2/T02 N.C. A8 A5 VCC A3 A1 N.C. | 11 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 | SE SIO4 SC SIO2 W1/IO1 WE/WE RAS A6 A4 A7 A2 A0 |

BLOCK DIAGRAM



ABSOLUTE MAXIMUM RATINGS

| SYMBOL | ITEM | RATING | UNITS | NOTES |
|------------------------------------|------------------------------|------------|--------|-------|
| V _{IN} , V _{OUT} | Input Output Voltage | -1.0 ∿ 7.0 | v | 1 |
| v _{CC} | Power Supply Voltage | -1.0 ~ 7.0 | V | 1 |
| Topr | Operating Temperature | 0 ∿ 70 | °C | 1 |
| T _{stg} | Storage Temperature | -55 ∿ 150 | °C | 1 |
| TSOLDER | Soldering Temperature • Time | 260 • 10 | °C•sec | 1 |
| PD | Power Dissipation | 1 | W | 1 |
| lout | Short Circuit Output Current | 50 | mA | 1 |

RECOMMENDED DC OPERATING CONDITION ($Ta=0 \sim 70$ °C)

| SYMBOL | PARAMETER | MIN. | TYP. | MAX. | UNIT | NOTES |
|-----------------|----------------------|------|------|------|------|-------|
| v _{CC} | Power Supply Voltage | 4.5 | 5.0 | 5.5 | V | 2 |
| VIH | Input High Voltage | 2.4 | - | 6.5 | V | 2 |
| VIL | Input Low Voltage | -1.0 | _ | 0.8 | V | 2 |

DC ELECTRICAL CHARACTERISTICS ($V_{CC}=5V\pm10\%$, $Ta=0\sim70^{\circ}C$)

| SYMBOL | ITEM (RAM Port) | SAM | ı | 256P/ -10 | | 4256P/ Z-12 | UNITS | NOTES |
|-------------------|--|---------|------|--------------|------|----------------|---------|-------|
| DIMBOL | | Port | MIN. | MAX. | MIN. | MAX. | | |
| I _{CC1} | OPERATING CURRENT | Standby | - | 60 | 1 | 55 | mA | 3,4 |
| I _{CC1A} | (RAS, CAS Cycling: t _{RC} =t _{RC} MIN.) | Active | - | 100 | - | 90 | | 3,4 |
| I _{CC2} | STANDBY CURRENT | Standby | - | 3 | - | 3 | mA | |
| I _{CC2A} | (RAS, CAS=VIH) | Active | - | 40 | - | 35 |] 11125 | 3,4 |
| I _{CC3} | RAS ONLY REFRESH CURRENT | Standby | - | 60 | - | 55 | m.A | 3 |
| Î _{CC3A} | (RAS Cycling, CAS=V _{IH} : t _{RC} =t _{RC} MIN.) | Active | - | 100 | - | 90 |] IIIA | 3,4 |
| I _{CC4} | PAGE MODE CURRENT | Standby | - | 50 | - | 45 | mA | 3,4 |
| I _{CC4A} | (RAS=V _{IL} , CAS Cycling: t _{PC} =t _{PC} MIN.) | Active | - | 90 | - | 80 | 11123 | 3,4 |
| I _{CC5} | CAS BEFORE RAS REFRESH CURRENT | Standby | - | 60 | _ | 55 | mA | 3 |
| I _{CC5A} | (CAS Before RAS Cycling: t _{RC} =t _{RC} MIN.) | Active | - | 100 | - | 90 | 11174 | 3,4 |
| I _{CC6} | DATA TRANSFER CURRENT | Standby | - | 60 | - | 55 | mA | 3 |
| I _{CC6A} | (RAS, CAS Cycling: t _{RC} =t _{RC} MIN.) | Active | - | 100 | - | 90 | | 3,4 |

| SYMBOL | ITEM | MIN. | TYP. | MAX. | UNITS | NOTES |
|-------------------|---|------|------|------|-------|-------|
| I _{I(L)} | INPUT LEAKAGE CURRENT (0V \leq V _{IN} \leq 6.5V, All Other Pins Not Under Test=0V) | -10 | 0 | 10 | μА | |
| I _{0(L)} | OUTPUT LEAKAGE CURRENT (Output is disabled, $OV \le V_{OUT} \le 5.5V$) | -10 | 0 | 10 | μA | |
| v _{OH} | OUTPUT HIGH LEVEL VOLTAGE (Wi/IOi, SIOi IOUT=-5mA) | 2.4 | - | - | v | |
| v_{OL} | OUTPUT LOW LEVEL VOLTAGE (Wi/IOi, SIOi I _{OUT} =+4.2mA) | | _ | 0.4 | V | |

TC524256P/Z-10, TC524256P/Z-12

ELECTRICAL CHARACTERISTICS AND RECOMMENDED AC OPERATING CONDITIONS ($V_{CC}=5V\pm10\%$, $Ta=0\sim70^{\circ}C$) (NOTES 5, 6, 7)

| SYMBOL | PARAMETER | | 24256P/ Z-10 | TC524256P/ Z-12 | | IINTT | NOTES |
|-------------------|---|------|-----------------|--------------------|----------|-------|-------|
| | | MIN. | MAX. | MIN. | MAX. | ONII | MOTES |
| ^t RC | Random Read or Write Cycle Time | 190 | 1 | 220 | | | |
| t _{RWC} | Read-Write Cycle Time | 250 | 1 | 290 | | | |
| ^t PC | Page Mode Cycle Time | 90 | | 105 | | | |
| t _{PRWC} | Page Mode Read-Write Cycle Time | 150 | | 175 | | | |
| t _{RAC} | Access Time from RAS | | 100 | | 120 | | 8,14 |
| t _{CAC} | Access Time from CAS | | 50 | | 60 | | 8,14 |
| toff | Output Buffer Turn-Off Delay | 0 | 30 | 0 | 35 | | 10 |
| t _T | Transition Time (Rise and Fall) | 3 | 35 | 3 | 35 | | 7 |
| t _{RP} | RAS Precharge Time | 80 | | 90 | | | |
| t _{RAS} | RAS Pulse Width | 100 | 10,000 | 120 | 10,000 | | |
| t _{RSH} | RAS Hold Time | 50 | | 60 | | | |
| t _{CSH} | CAS Hold Time | 100 | | 120 | | | |
| t _{CAS} | CAS Pulse Width | 50 | | 60 | | | |
| t _{RCD} | RAS to CAS Delay Time | 20 | 50 | 25 | 60 | | |
| tCRP | CAS to RAS Precharge Time | 10 | | 10 | | | |
| ^t CPN | CAS Precharge Time | 15 | | 20 | | | |
| t _{CP} | CAS Precharge Time (Page Mode) | 30 | | 35 | | ns | |
| t _{ASR} | Row Address Set-Up Time | 0 | | 0 | | | |
| t _{RAH} | Row Address Hold Time | 10 | | 15 | | | |
| tASC | Column Address Set-Up Time | 0 | | 0 | | | |
| t _{CAH} | Column Address Hold Time | 20 | | 25 | | | |
| t _{AR} | Column Address Hold Time referenced to \overline{RAS} | 70 | | 85 | | | |
| ^t RCS | Read Command Set-Up Time | 0 | | 0 | | | |
| ^t RCH | Read Command Hold Time | 0 | | 0 | | | 11 |
| t _{RRH} | Read Command Hold Time referenced to \overline{RAS} | 10 | | 10 | | | 11 |
| t _{WCH} | Write Command Hold Time | 20 | | 25 | | | |
| ^t WCR | Write Command Hold Time referenced to $\overline{\text{RAS}}$ | 70 | | 85 | | | |
| tWP | Write Command Pulse Width | 20 | | 25 | | | |
| t _{RWL} | Write Command to RAS Lead Time | 30 | | 35 | | | |
| tCWL | Write Command to CAS Lead Time | 30 | | 35 | | | |
| t _{DS} | Data Set-Up Time | 0 | | 0 | | | 12 |
| t _{DH} | Data Hold Time | 20 | | 25 | | | 12 |
| t _{RASP} | RAS Pulse Width (Page Mode) | 190 | 100,000 | 225 | 100,000 | | - |

ELECTRICAL CHARACTERISTICS AND RECOMMENDED AC OPERATING CONDITION (Continued)

| CID (DOI | PARAMETER | TC524 | | TC524256P/ Z-12 | | IINTTS | NOTES |
|------------------|--|-------|------|--------------------|------|----------|----------|
| SYMBOL | PARAMETER | MIN. | MAX. | MIN. | MAX. | ONITE | 1.0125 |
| t _{DHR} | Data Hold Time referenced to RAS | 70 | | 85 | | | |
| twcs | Write Command Set-Up Time | 0 | | 0 | | 1 | 13 |
| t _{RWD} | RAS to WE Delay Time | 125 | | 150 | | | 13 |
| t _{CWD} | CAS to WE Delay Time | 75 | | 90 | | | 13 |
| t _{DZC} | Data to CAS Delay Time | 0 | | 0 | | | |
| t _{DZO} | Data to $\overline{\text{OE}}$ Delay Time | 0 | | 0 | | | |
| t _{OEA} | Access Time from $\overline{\text{OE}}$ | | 25 | | 30 | | |
| t _{OEZ} | Output Buffer Turn-Off Delay from $\overline{\text{OE}}$ | 0 | 20 | 0 | 25 | ns | 10 |
| toED | OE to Data Input Delay Time | 20 | | 25 | | | |
| t _{OEH} | OE Command Hold Time | 20 | | 20 | | 1 | |
| tROH | RAS Hold Time referenced to OE | 20 | | 20 | | 1 | |
| t _{CSR} | CAS Set-Up Time for CAS Before RAS Cycle | 10 | | 10 | | | |
| t _{CHR} | CAS Hold Time for CAS Before RAS Cycle | 20 | | 20 | | | |
| t _{RPC} | RAS Precharge to CAS Active Time | 0 | | 0 | | | |
| t _{CPT} | CAS Precharge Time for CAS Before RAS Counter Test | 40 | | 50 | | | |
| t _{REF} | Refresh Period | | 8 | | 8 | ms | <u> </u> |
| twsr | WB Set-Up Time | 0 | | 0 | | | |
| t _{RWH} | WB Hold Time | 10 | | 15 | | | |
| t _{MS} | Write-Per-Bit Mask Data Set-Up Time | 0 | | 0 | | | |
| t _{MH} | Write-Per-Bit Mask Data Hold Time | 10 | | 15 | | | |
| tTHS | DT High Set-Up Time | 0 | | 0 | | | |
| tTHH | DT High Hold Time | 10 | | 15 | | | |
| tTLS | $\overline{	extstyle DT}$ Low Set-Up Time | 0 | | 0 | | _ | |
| tTLH | DT Low Hold Time | 10 | | 15 | | ns | |
| tRTH | DT Low Hold Time referenced to RAS (Real Time Read Transfer) | 80 | | 95 | | | |
| t _{CTH} | DT Low Hold Time referenced to CAS (Real Time Read Transfer) | 30 | | 35 | | | |
| t _{ESR} | SE Set-Up Time referenced to RAS | 0 | | 0 | | | |
| t _{REH} | SE Hold Time referenced to RAS | 10 | | 15 | | | |
| tTRP | DT to RAS Precharge Time | 80 | | 90 | | | |
| t _{RP} | DT Precharge Time | 30 | | 35 | | | |
| t _{RSD} | RAS to First SC Delay Time (Read Transfer) | 100 | | 120 | | <u> </u> | <u> </u> |

TC524256P/Z-10, TC524256P/Z-12

ELECTRICAL CHARACTERISTICS AND RECOMMENDED AC OPERATING CONDITION

| SYMBOL | PARAMETER | | 256P/ 10 | | 256P/ -12 | UNIT | NOTES |
|-------------------|--|----|-------------|------|--------------|------|--------|
| ļ | M | | MAX. | MIN. | MAX. | | 1.0125 |
| tCSD | CAS to First SC Delay Time (Read Transfer) | 50 | | 60 | | | |
| t _{TSL} | Last SC to DT Lead Time (Real Time Read Transfer) | 5 | | 10 | | | |
| t _{TSD} | $\overline{	extsf{DT}}$ to Frist SC Delay Time (Read Transfer) | 15 | | 20 | | | |
| t _{SRS} | Last SC to RAS Set-Up Time (Serial Input) | 30 | | 40 | | | |
| t _{SRD} | RAS to First SC Delay Time (Serial Input) | 25 | | 30 | | | |
| t _{SDD} | RAS to Serial Input Delay Time | 50 | | 60 | | | |
| ^t SDZ | Serial Output Buffer Trun-Off Delay Time RAS (Pseudo Write Transfer) | 10 | 50 | 10 | 60 | | 10 |
| t _{SZS} | Serial Input to First SC Delay Time | 0 | | 0 | | | |
| tscc | SC Cycle Time | 30 | | 40 | | | |
| t _{SC} | SC Pulse Width (SC High Time) | 10 | | 15 | | | |
| t _{SCP} | SC Precharge Time (SC Low Time) | 10 | | 15 | | ns | |
| ^t SCA | Access Time from SC | | 25 | | 35 | | 9 |
| t _{SOH} | Serial Output Hold Time from SC | 5 | | 5 | | | |
| t _{SDS} | Serial Input Set-Up Time | 0 | | 0 | | | |
| t _{SDH} | Serial Input Hold Time | 20 | | 30 | | | |
| t _{SEA} | Access Time from $\overline{\text{SE}}$ | | 25 | | 35 | | 9 |
| t _{SE} | SE Pulse Width | 25 | | 35 | | | |
| t _{SEP} | SE Precharge Time | 25 | | 35 | | | |
| t _{SEZ} | Serial Output Buffer Turn-Off Delay from $\overline{\text{SE}}$ | 0 | 20 | 0 | 30 | | 10 |
| t _{SZE} | Serial Input to SE Delay Time | 0 | | 0 | | | |
| t _{SWS} | Serial Write Enable Set-Up Time | 5 | | 10 | | | |
| t _{SEH} | Serial Write Enable Hold Time | 15 | | 20 | | | |
| t _{SWIS} | Serial Write Disable Set-Up Time | 5 | | 10 | | | |
| tSWIH | Serial Write Disable Hold Time | 15 | | 20 | | | |

CAPACITANCE (v_{CC} =5 $v\pm10\%$, f=1MHz, Ta=0 ~70 °C)

| SYMBOL | PARAMETER | MIN. | MAX. | UNIT |
|------------------|--|------|------|------|
| c_{I1} | Input Capacitance (A0 ∿ A8) | _ | 5 | |
| C _{I2} | Input Capacitance (RAS, CAS, DT/OE, WB/WE, SC, SE) | _ | 5 | |
| C ₁₀₁ | Input/Output Capacitance (W1/IO1 ∿ W4/IO4) | - | 7 | pF |
| C ₁₀₂ | Input/Output Capacitance (SIO1 ∿ SIO4) | - | 7 | |

NOTES:

- 1. Stresses greater than those listed under "Absolute Maximum Ratings" may cause permanent damage to the device.
- 2. All voltage are referenced to Vss.
- 3. These parameters depend on cycle rate.
- 4. These parameters depend on output loading. Specified values are obtained with the output open.
- 5. An initial pause of 200 μ s is required after power-up followed by any 8 \overline{RAS} cycles and any 8 SC cycles before proper device operation is achieved. In case of using internal refresh counter, a minimum of 8 \overline{CAS} Before \overline{RAS} initialization cycles instead of 8 \overline{RAS} cycles are required.
- 6. AC measurements assume t_T=5ns.
- 7. $V_{\rm IH}({\rm min.})$ and $V_{\rm IL}({\rm max.})$ are reference levels for measuring timing of input signals. Also, transition times are measured between $V_{\rm IH}$ and $V_{\rm IL}$.
- 8. RAM port outputs are measured with a load equivalent to 2 TTL loads and 100pF.
- 9. SAM port outputs are measured with a load equivalent to 2 TTL loads and $50 \mathrm{pF}$.
- 10. $t_{\rm OFF}({\rm max.})$, $t_{\rm OEZ}({\rm max.})$ $t_{\rm SDZ}({\rm max.})$ and $t_{\rm SEZ}({\rm max.})$ define the time at which the output achieve the open circuit condition and are not referenced to output voltage levels.
- 11. Either t_{RCH} or t_{RRH} must be satisfied for a read cycles.
- 12. These parameters are referenced to $\overline{\text{CAS}}$ leading edge of early write cycles and to $\overline{\text{WB}}/\overline{\text{WE}}$ leading edge in read-write cycles.
- 13. twcs, trwo and tcwo are not restrictive operating parameters. They are included in the data sheet as electrical characteristics only. If twcs ≥ twcs(min.), the cycle is an early write cycles and the data out pin will remain open circuit (high impedance) throughout the entire cycle; If trwo ≥ trwo (min.) and trwo ≥ tcwo (min.), the cycle is a read-write cycle and the data out will contain data read from the selected cell: If neither of the above sets of conditions is satisfied, the condition of the data out (at access time) is indeterminate.
- 14. Operation within the $t_{RCD}(max.)$ limit insures that $t_{RAC}(max.)$ can be met. $t_{RCD}(max.)$ is specified as a reference point only: If t_{RCD} is greater than the specified $t_{RCD}(max.)$ limit, then access time is controlled by t_{CAC} .

TC524256P/Z-10, TC524256P/Z-12

DEVICE INFORMATION

RAM PORT OPERATION

Operation Truth Table

All operation modes of TC524256P/Z are determined by $\overline{\text{CAS}}$, $\overline{\text{DT}}/\overline{\text{OE}}$, $\overline{\text{WB}}/\overline{\text{WE}}$, and $\overline{\text{SE}}$ at the falling edge of $\overline{\text{RAS}}$. They are shown in the following table 1.

| RAS | CAS | ADDRESS | DT/OE | WB/WE | SE | FUNCTION |
|-----|-----|-----------------|-------|-------|----|------------------------|
| Н | н | * | * | * | * | Standby |
| | Н | Valid | H-L | Н | * | Read |
| | Н | Valid | Н | H+L | * | Write |
| | Н | Valid(Row add.) | Н | * | * | RAS only refresh |
| 7 | L | * | H(1) | * | * | CAS-before-RAS Refresh |
| _ | Н | Valid | Н | L | * | Write-per-Bit |
| | Н | Valid | L | Н | * | Read Transfer |
| | Н | Valid | L | L | L | Write Transfer |
| | Н | Valid | L | L | Н | Pseudo-Write Transfer |

Note; H: VIH, L: VIL, *: VIH or VIL

(1) The input level of $\overline{DT}/\overline{OE}$ in the \overline{CAS} before \overline{RAS} timing is not ristricted. However it is recommended that $\overline{DT}/\overline{OE}$ be held 'High' because this input will be used for future expansion of the operation mode.

ADDRESSING

The 18 address bits required to decode 4-bits of the 1,048,576 cell locations within the Dynamic RAM memory array of the TC524256P/Z, are multiplexed onto 9 address input pins (A0 $^{\sim}$ A8). Nine row-address bits are latched on the falling edge of the row address strobe (\$\overline{RAS}\$) and the following nine column address bits are latched on the falling edge of the column address strobe (\$\overline{CAS}\$).

DATA TRANSFER/OUTPUT ENABLE $(\overline{DT}/\overline{OE})$

The $\overline{DT}/\overline{OE}$ input is a multifunction pin. When $\overline{DT}/\overline{OE}$ is 'High' at the falling edge of \overline{RAS} , a normal DRAM cycle is performed and this input is used as an output enable. When $\overline{DT}/\overline{OE}$ is 'Low' at the falling edge of \overline{RAS} , a data transfer operation is started between the RAM port and the SAM port.

WRITE-PER-BIT/WRITE-ENABLE (WB/WE)

The $\overline{WB}/\overline{WE}$ input is also a multifunction pin. For conventional DRAM cycle, the $\overline{WB}/\overline{WE}$ input is used in the same manner as standard DRAMs except when the write-perbit function is used. When $\overline{WB}/\overline{WE}$ is 'low' at the falling edge of \overline{RAS} , the bit write-mask is enabled. When $\overline{WB}/\overline{WE}$ and \overline{CAS} are 'low' at the falling edge of \overline{RAS} , the raster operation set-up cycle is executed.

The $\overline{\text{WB}}/\overline{\text{WE}}$ input also determines the direction of data transfer between the DRAM memory array and the serial register. When $\overline{\text{WB}}/\overline{\text{WE}}$ is 'high' at the falling edge of $\overline{\text{RAS}}$, the data is transferred from RAM to SAM (read-transfer cycle). When $\overline{\text{WB}}/\overline{\text{WE}}$ is 'low' at the falling edge of $\overline{\text{RAS}}$, the data is transferred from SAM to RAM (write-transfer cycle).

WRITE-MASK DATA/DATA INPUT/OUTPUT (W1/IO1 to W4/IO4)

When the write-per-bit function is enabled, the mask data on the W1/IOl pins is latched into the write-mask register WMl at the falling edge of $\overline{\text{RAS}}$. Data is written into the DRAM on data lines where the write-mask data is a logic 'l'. Writing is inhibited on data lines where the write-mask data is a logic '0'. The write-mask data is valid for only one cycle.

PAGE MODE

The page mode feature of the TC524256P/Z allows data to be transferred into of multiple column locations of the same row by having multiple column cycles during a single active $\overline{\text{RAS}}$ cycle.

For the initial page mode access, the output data is valid after the specified access time from \overline{RAS} . For all subsequent page mode read operations, the output data is valid after the specified access time from \overline{CAS} . As a result, page mode operation reduces power dissipation and improves data access time.

When the write-per-bit function is enabled, the mask data specified in the first write operation, at the falling edge of \overline{RAS} , is maintained throughout the page mode write cycle.

RAS-ONLY REFRESH

The data in the DRAM cycle requires periodic refreshing to prevent data loss. Refreshing is accomplished by performing a memory cycle at each of the 512 rows in the DRAM array within the specified 8ms refresh period. Although any normal memory cycle will perform the refresh operation, this function is most easily accomplished with ' $\overline{\text{RAS}}$ -ONLY' cycles.

CAS-BEFORE-RAS REFRESH


The TC524256P/Z also offers an internal refresh function. When $\overline{\text{CAS}}$ is held 'low' for a specified period (t_CSR) before $\overline{\text{RAS}}$ goes low, an internal refresh address counter and on-chip refresh control clock generators are enabled and an internal refresh operation takes place. When the refresh operation is completed, the internal refresh address counter is automatically incremented in preparation for the next $\overline{\text{CAS}}$ -before- $\overline{\text{RAS}}$ cycle. For successive $\overline{\text{CAS}}$ -before- $\overline{\text{RAS}}$ refresh cycles, $\overline{\text{CAS}}$ can remain low while cycling $\overline{\text{RAS}}$.

During a $\overline{\text{CAS}}$ -before- $\overline{\text{RAS}}$ refresh cycle, $\overline{\text{WB}}/\overline{\text{WE}}$ must be 'high' at the falling edge of $\overline{\text{RAS}}$ to prevent a false raster operation set-up cycle from occurring.

HIDDEN REFRESH

A hidden refresh is a $\overline{\text{CAS}}$ -before- $\overline{\text{RAS}}$ refresh performed by holding $\overline{\text{CAS}}$ 'low' from a previous read cycle. This allows for the output data from the previous memory cycle to remain valid while performing a refresh. The internal refresh address counter provides the address and the refresh is accomplished by cycling $\overline{\text{RAS}}$ after the specified $\overline{\text{RAS}}$ -precharge period (refer to figure 1).

Figure 1: Hidden refresh cycle



WRITE-PER-BIT FUNCTION

The write-per-bit function selectively controls the internal write-enable circuits of the RAM port. When $\overline{\text{WB}}/\overline{\text{WE}}$ is held 'low' at the falling edge of $\overline{\text{RAS}}$, during a random access operation, the write-mask is enabled. At the same time, the mask data on the Wi/IOi pins is latched onto the write-mask register (WM1). When a 'O' is sensed on any of the Wi/IOi pins, their corresponding write circuits are disabled and new data will not be written.

When a '1' is sensed on any of the Wi/IOi pins, their corresponding write circuits will remain enabled so that new data is written. The truth table of the write-per-bit function is shown in table 2.

| Table 2: | Truth | table | for | write-per-bit | function |
|----------|-------|-------|-----|---------------|----------|
|----------|-------|-------|-----|---------------|----------|

| T A | At the f | Function | | |
|-----|----------|----------|------------------|--------------|
| CAS | DT/OE | WB/WE | Wi/IOi (i=1 ~ 4) | runction |
| Н | Н | H | * | Write Enable |
| н | н н | T | 1 | Write Enable |
| | " | 0 | Write Mask | |

An example of the write-per-bit function illustrating its application to displays is shown in figures 2 and 3.

Figure 2: Write-per-bit timing cycle





Figure 3: Corresponding bit-map



TRANSFER OPERATION

The TC524256P/Z features bi-directional transfer capability form RAM to SAM and from SAM to RAM. A transfer consists of loading 512 words by 4-bits of data from one port into the other. During a transfer cycle, RAM port and SAM port operations are restricted.

There are three types of transfer operations: read transfer, write transfer and pseudo-write transfer. As shown in table 3, the type of transfer operation is determined by $\overline{\text{CAS}}$, $\overline{\text{DT}}/\overline{\text{OE}}$, $\overline{\text{WB}}/\overline{\text{WE}}$ and $\overline{\text{SE}}$ at the falling edge of $\overline{\text{RAS}}$.

Table 3: Truth table of transfer operation

| At the falling edge of \overline{RAS} | | | RAS | | Transfer |
|---|-------|-------|-----|------------------------------------|-----------|
| CAS | DT/OE | WB/WE | SE | | direction |
| Н | L | Н | * | Read/real-time read transfer cycle | RAM → SAM |
| Н | L | L | L | Write-transfer cycle | SAM → RAM |
| Н | L | L | Н | Pseudo-write transfer cycle | - |

*: high or low

READ-TRANSFER CYCLE


A read-transfer consists of loading a selected row of data from the RAM array into the SAM register. A read-transfer is accomplished by holding $\overline{\text{CAS}}$ high, $\overline{\text{DT}}/\overline{\text{OE}}$ low and $\overline{\text{WB}}/\overline{\text{WE}}$ high at the falling edge of $\overline{\text{RAS}}$. The row address selected at the falling edge of $\overline{\text{RAS}}$ determines the RAM row to be transferred into the SAM.

The actual data transfer completed at the rising edge of $\overline{DT}/\overline{OE}$. When the transfer is completed, the SIO lines are set into the output mode.

In a read/real-time read-transfer cycle, the transfer of a new row of data is completed at the rising edge of $\overline{DT}/\overline{DE}$ and becomes valid on the SIO lines after the specified access time t_{SCA} from the rising edge of the subsequent serial clock(SC) cycle.


The start address of the serial pointer of the SAM is determined by the column address selected at the falling edge of $\overline{\text{CAS}}$. (refer to figure 4).

Figure 4: Block diagram of RAM port and SAM port during read transfer



In a read-transfer cycle (which is preceded by a write-transfer cycle), the SC clock must be held at a constant $V_{\rm IL}$ or $V_{\rm IH}$, after the SC precharge time has been satisfied. A rising edge of the SC clock must not occur until after the specified delay $t_{\rm TSD}$ from the rising edge of $\overline{\rm DT}/\overline{\rm OE}$ (refer to Figure 5).


Figure 5: Read-transfer cycle (preceded by a write-transfer cycle)



In a real-time read-transfer cycle (which is preceded by another read-transfer cycle), the previous row data appears on the SIO lines until the specified $t_{\rm SCA}$ access time from the same rising edge of SC.

This feature allows for the first bit of the new row of data to appear on the serial output as soon as the last bit of the previous row has been strobed, without any timing loss. To make this continuous data flow possible: the rising edge of $\overline{\text{DT}}/\overline{\text{DE}}$ must be synchronized with $\overline{\text{RAS}}$, $\overline{\text{CAS}}$ and the subsequent rising edge of SC (refer to Figure 6).

Figure 6: Real-time read transfer cycle





WRITE-TRANSFER CYCLE

A write-transfer cycle consists of loading the content of the SAM data register into a selected row or the RAM array. A write-transfer is accomplished by $\overline{\text{CAS}}$ high, $\overline{\text{DT}}/\overline{\text{OE}}$ low, $\overline{\text{WB}}/\overline{\text{WE}}$ low and $\overline{\text{SE}}$ low at the falling edge of $\overline{\text{RAS}}$. The row address selected at the falling edge of $\overline{\text{RAS}}$ determines the RAM row address into which the data will be transferred. The column address selected at the falling edge of $\overline{\text{CAS}}$ determines the start address of the serial pointer of the SAM. After the write-transfer is completed, the SIO lines are in the input mode so that serial data synchronized with SC can be loaded.

When two consecutive write-transfer operations are performed, there is a delay in availability between the last bit of the previous row and the first bit of the new row. Consequently the SC clock must be held at a constant $V_{\rm IL}$ or $V_{\rm IH}$ after the SC precharge time $t_{\rm SC}$ has seen satisfied, a rising edge of the SC clock until after a specified delay $t_{\rm SRD}$ from the rising edge of RAS (refer to figure 7).

Figure 7: Write-transfer cycle






PSEUDO-WRITE-TRANSFER CYCLE

The pseudo-write-transfer cycle switches SIO lines from serial output mode to serial input mode. A pseudo-write-transfer is accomplished by holding $\overline{\text{CAS}}$ high, $\overline{\text{DT}}/\overline{\text{OE}}$ low, $\overline{\text{WB}}/\overline{\text{WE}}$ low and $\overline{\text{SE}}$ high at the falling edge of $\overline{\text{RAS}}$. The pseudo-write-transfer cycle must be performed after a read-transfer cycle if the subsequent operation is a write-transfer cycle.

There is a timing delay associated with the switching of the SIO lines from serisl output mode to serial input mode. During this period, the SC clock must be held at a constant $V_{\rm IL}$ or $V_{\rm IH}$ after the tsc precharge time has been satisfied. A rising edge of the SC clock must not occur until after the specified delay tsrD from the rising edge of $\overline{\rm RAS}$ (refer to Figure 8).

Figure 8: Pseudo-write-transfer cycle



SAM PORT OPERATION

The TC524256P/Z is provided with a 512-word by 4-bit serial access memory (SAM). High-speed read and write operation may be performed through the SAM port independent of the RAM port operations, except during transfer operations. The preceding transfer operation determines the direction of data flow through the SAM registers.

Data may be read out of the SAM port after a read-transfer cycle (RAM \rightarrow SAM) has been performed. Data can be shifted out of the SAM port starting at any of the 512-bit locations. This tap location corresponds to the column address selected a the falling edge of $\overline{\text{CAS}}$ during the read-transfer cycle. The SAM registers are configured as circular data registers. The data is shifted out sequentially starting from the selected tap location to the most significant bit and then wraps around to the least significant bit.



Tap location determined by column address of readtransfer cycle.

Subsequent real-time-read-transfer may be performed on-the-fly as many times as desired within the refresh constrainst of the DRAM memory array.

A pseudo-write-transfer cycle must be performed in order to write data into the SAM port. This cycle switches the SAM port operation from output mode to input mode. Data is not transferred during a pseudo-write-transfer cycle. A write-transfer cycle (SAM \rightarrow RAM) may then be performed. The data in the SAM registers is loaded into the RAM row selected by the row address at the falling edge of $\overline{\rm RAS}$. The start address of SAM registers is determined by the column address selected at the falling edge of $\overline{\rm CAS}$.

| Table 4: | Truth | table | for | SAM | operation |
|----------|-------|-------|-----|-----|-----------|
|----------|-------|-------|-----|-----|-----------|

| Preceding Transfer Cycle | SAM port operation | $\overline{\text{DT}}/\overline{\text{OE}}$ (at the falling edge of $\overline{\text{RAS}}$) | sc | SE | Function |
|--------------------------------|--------------------------|---|-------|----------------------|----------------------|
| read- transfer | serial output mode | H* | Л | L | enable serial read |
| | | | | H | disable serial read |
| write- transfer | serial input mode | | | L | enable serial write |
| | | | l l L | H disable serial wri | disable serial write |

^{*} When simultaneous operation are being performed on the RAM port and the SAM port, $\overline{DT}/\overline{DE}$ must be held high at the falling edge of \overline{RAS} so as not to perform a false transfer cycle.

SERIAL CLOCK (SC)

All operations of the SAM port are synchronized with the serial clock SC. Data is shifted in or out of the SAM registers at the rising edge of SC. In a serial-read, the output data becomes valid on the SIO pins after the maximum specified serial access time $t_{\rm SCA}$ from the rising edge of SC.

The serial clock SC also increments the 9-bit serial pointer which is used to select the SAM address. The pointer address is incremented in a wrap-around mode to select sequential locations after the starting location which is determined by the column address in the read-transfer cycle. When the pointer reaches the most significant address location (decimal 511), the next SC clock will place it at the least significant address location (decimal 0).

SERIAL ENABLE (SE)

The $\overline{\text{SE}}$ input is used to enable serial access operation. In a serial-read cycle, $\overline{\text{SE}}$ is used as an output control. In a serial-write cycle, $\overline{\text{SE}}$ is used as a write enable control. When $\overline{\text{SE}}$ is high, serial access is disabled, however, the serial address pointer location is still incremented when SC is clocked even when $\overline{\text{SE}}$ is high.

SERIAL INPUT/OUTPUT (SIO1 ~ SIO4)

Serial input and serial output share common I/O pins. Serial input or output mode is determined by the most recent transfer cycle. When a read-transfer cycle is performed, the SAM port is in the output mode. When a pseudo-write cycle is performed, the SAM port operation is switched from output mode to input mode.


During subsequent write-transfer cycle, the SAM port remains in the input mode.

REFRESH


The SAM data registers are static flip-flops therfore a refresh is not required.

TIMING WAVEFORMS

READ CYCLE




WRITE CYCLE (EARLY WRITE)




Don't Care

WRITE CYCLE (OE CONTROLLED WRITE)




₩₩ Don't Care


READ-WRITE/READ-MODIFY-WRITE CYCLE



PAGE MODE READ CYCLE




PAGE MODE WRITE CYCLE (EARLY WRITE)




Don't Care

PAGE MODE READ-MODIFY-WRITE CYCLE




Don't Care

RAS ONLY REFRESH CYCLE




CAS BEFORE RAS REFRESH CYCLE




Note: A0 ∿ A8=Don't Care


HIDDEN REFRESH CYCLE




REAL TIME READ TRANSFER CYCLE



READ TRANSFER CYCLE (Previous transfer is write transfer)




WRITE TRANSFER CYCLE




PSEUDO WRITE TRANSFER CYCLE t_{RC} t_{RAS} $t_{\rm RP}$ v_{IN} t_{AR} RAS v_{IL} --tcsH t_{CPN} tcrp tRSH v_{IN} tCAS CAS v_{IL} t_{CAH} v_{IN} ROW ADDRESS SAM START ADDRESS A0~A8 twsR tRWH v_{IH} WB/WE $\mathtt{v}_{\mathtt{IL}}$ DT/OE torr, wi/Ioi voH OPEN W4/I04 VOL tsRD tscc tsc tsrs VIH tscr tscr sc Inhibit Rising Transient $v_{ ext{IL}}$ tESR t REH v_{IH} SE v_{IL} $t_{\mathtt{SDD}}$ $\mathbf{t}_{\mathtt{SDZ}}$ tsDS t_{SDH} tSEZ VIH -VALID DATA-IN VALID DATA-IN VIL . tSCA SIO1 tson SIO4 v_{OH} VALID DATA-OUT VALID DATA-OUT OPEN v_{OL} Sdrial Serial Input Mode Output Mode Don't Care


SERIAL READ CYCLE (SE CONTROLLED OUTPUTS)




SERIAL READ CYCLE (SE=VIL)



SERIAL WRITE CYCLE (SE CONTROLLED WRITE)



SERIAL WRITE CYCLE ($\overline{\text{SE}}=\text{V}_{\text{IL}}$)




TC524256P/Z-10, TC524256P/Z-12

OUTLINE DRAWINGS

· Plastic DIP

Unit in mm




Note: Each lead pitch is 2.54mm.

All leads are located within 0.25 mm of their true longitudinal position with respect to No.1 and No.28 leads.

All dimensions are in millimeters.

· Plastic ZIP

Unit in mm



Note: Each lead pitch is 1.27mm.

All dimensions are in millimeters.

Toshiba does not assume any responsibility for use of any circuitry described; no circuit patent licenses are implied, and Toshiba reserves the right, at any time without notice, to change said circuitry.

TC524256P/Z-10, TC524256P/Z-12