Document Number: MC34701

Rev 7.0, 8/2007

# 1.5A Switch-Mode Power Supply with Linear Regulator

The 34701 provides the means to efficiently supply the Freescale Power QUICC™ I, II, and other families of Freescale microprocessors and DSPs. The 34701 incorporates a high performance switching regulator, providing the direct supply for the microprocessor's core, and a low dropout (LDO) linear regulator control circuit provides the microprocessor I/O and bus voltage.

The switching regulator is a high-efficiency synchronous buck regulator with integrated N-channel power MOSFETs to provide protection features and to allow space-efficient, compact design.

The 34701 incorporates many advanced features; e.g., precisely maintained up/down power sequencing, ensuring the proper operation and protection of the CPU and power system.


#### **Features**

- Operating voltage from 2.8V to 6.0V
- High-accuracy output voltages
- Fast transient response
- Switcher output current up to 1.5A
- Under-voltage lockout and overcurrent protection
- · Enable inputs and programmable watchdog timer
- Voltage margining via I<sup>2</sup>C<sup>™</sup> bus
- · Reset with programmable power-ON delay
- Pb-free packaging designated by suffix code EW

I<sup>2</sup>C is a trademark of Philips Corporation.

# 34701

#### **POWER SUPPLY**



ORDERING INFORMATION					
Device	Temperature Range (T <sub>A</sub> )	Package			
MCZ34701EW/R2	-40 to 85°C	32 SOICW			




Figure 1. 34701 Simplified Application Diagram



# INTERNAL BLOCK DIAGRAM




Figure 2. 34701 Simplified Internal Block Diagram

# **PIN CONNECTIONS**




Figure 3. Pin Connections

**Table 1. Pin Function Description** 

A functional description of each pin can be found in the FUNCTIONAL PIN DESCRIPTION section beginning on page 16.

Pin	Pin Name	Formal Name	Definition
1	FREQ	Oscillator Frequency	This switcher frequency selection pin can be adjusted by connecting external resistor RF to the FREQ pin. The default switching frequency (FREQ pin left open or tied to VDDI) is set to 300kHz.
2	INV	Inverting Input	Buck controller error amplifier inverting input.
3	VOUT	Output Voltage	Output voltage of the buck converter. Input pin of the switching regulator power sequence control circuit.
4, 5	VIN2	Input Voltage 2	Buck regulator power input. Drain of the high side power MOSFET.
6, 7	SW	Switch	Buck regulator switching node. This pin is connected to the inductor.
8, 9 24, 25	GND	Ground	Analog ground of the IC, thermal heatsinking.
10, 11	PGND	Power Ground	Buck regulator power ground.
12	VBD	Boost Drain	Drain of the internal boost regulator power MOSFET.
13	VBST	Boost Voltage	Internal boost regulator output voltage. The internal boost regulator provides a 20mA output current to supply the drive circuits for the integrated power MOSFETs and the external N-channel power MOSFET of the linear regulator. The voltage at the VBST pin is 7.75V (nominal).
14	воот	Bootstrap	Bootstrap capacitor input.
15	SDA	Serial Data	I <sup>2</sup> C bus pin. Serial data.
16	SCL	Serial Clock	I <sup>2</sup> C bus pin. Serial clock.
17	LCMP	Linear Compensation	Linear regulator compensation pin.
18	LFB	Linear Feedback	Linear regulator feedback pin.
19	LDO	Linear Regulator	Input pin of the linear regulator power sequence control circuit.

# Table 1. Pin Function Description (continued)

A functional description of each pin can be found in the FUNCTIONAL PIN DESCRIPTION section beginning on page 16.

Pin	Pin Name	Formal Name	Definition
20	cs	Current Sense	Current sense pin of the LDO. Over-current protection of the linear regulator external power MOSFET. The voltage drop over the LDO current sense resistor RS is sensed between the CS and LDO pins. The LDO current limit can be adjusted by selecting the proper value of the current sensing resistor RS.
21	LDRV	Linear Drive	LDO gate drive of the external pass N-channel MOSFET.
22	VIN1	Input Voltage 1	The input supply pin for the integrated circuit. The internal circuits of the IC are supplied through this pin.
23	VDDI	Power Supply	Internal supply voltage. A ceramic low ESR 1uF 6V X5R or X7R capacitor is recommended.
26	ADDR	Address	I $^2$ C address selection. This pin can either be left open, tied to VDDI, or grounded through a 10kΩ resistor.
27	EN1	Enable 1	Enable 1 Input. The combination of the logic state of the Enable 1 and Enable 2 inputs determines operation mode and type of power sequencing of the IC.
28	EN2	Enable 2	Enable 2 Input. The combination of the logic state of the Enable 1 and Enable 2 inputs determines operation mode and type of power sequencing of the IC.
29	RT	Reset Timer	This pin allows programming of the power-ON reset delay by means of an external RC network.
30	RST	Reset Output (Active LOW)	The reset control circuit monitors both the switching regulator and the LDO feedback voltages. It is an open drain output and has to be pulled up to some supply voltage (e.g., the output of the LDO) by an external resistor.
31	CLKSEL	Clock Selection	This pin sets the CLKSYN pin as either an oscillator output or a synchronization input pin. The CLKSEL pin is also used for the I <sup>2</sup> C address selection.
32	CLKSYN	Clock Synchronization	Oscillator output/synchronization input pin.

# **ELECTRICAL CHARACTERISTICS**

# **MAXIMUM RATINGS**

# Table 2. Maximum Ratings

All voltages are with respect to ground unless otherwise noted. Exceeding these ratings may cause a malfunction or permanent damage to the device.

Rating	Symbol	Value	Unit
ELECTRICAL RATINGS			
Supply Voltage	$V_{IN1}, V_{IN2}$	-0.3 to 7.0	V
Switching Node Voltage	V <sub>SW</sub>	-1.0 to 7.0	V
Buck Regulator Bootstrap Input Voltage (BOOT - SW)	V <sub>IN(BOOT)</sub>	-0.3 to 8.5	V
Boost Regulator Output Voltage	V <sub>BST</sub>	-0.3 to 8.5	V
Boost Regulator Drain Voltage	$V_{BD}$	-0.3 to 9.5	V
RST Drain Voltage	V <sub>RST</sub>	-0.3 to 7.0	V
Enable Pin Voltage at EN1, EN2	V <sub>EN</sub>	-0.3 to 7.0	V
Logic Pin Voltage at SDA, SCL	$V_{LOG}$	-0.3 to 7.0	V
Analog Pin Voltage			V
LDO, VOUT, RST	$V_{OUT}$	-0.3 to 7.0	
LDRV, LCMP, CS	$V_{LIN}$	-0.3 to 8.5	
Pin Voltage at CLKSEL, ADDR, RT, FREQ, VDDI, CLKSYN, INV, LFB	V <sub>LOGIC</sub>	-0.3 to 3.6	V
ESD Voltage <sup>(1)</sup>			V
Human Body Model	$V_{ESD}$	±2000	
Machine Model		±200	

<sup>1.</sup> ESD1 testing is performed in accordance with the Human Body Model (CZAP=100 pF, RZAP=1500  $\Omega$ ), ESD2 testing is performed in accordance with the Machine Model (CZAP=200 pF, RZAP=0  $\Omega$ ), and the Charge Device Model.

# ELECTRICAL CHARACTERISTICS MAXIMUM RATINGS

# Table 2. Maximum Ratings (continued)

All voltages are with respect to ground unless otherwise noted. Exceeding these ratings may cause a malfunction or permanent damage to the device.

Rating	Symbol	Value	Unit
THERMAL RATINGS	•		•
Storage Temperature	T <sub>STG</sub>	-65 to 150	°C
Peak Package Reflow Temperature During Reflow <sup>(2)</sup> , <sup>(3)</sup>	T <sub>PPRT</sub>	Note 3	°C
Maximum Junction Temperature	T <sub>JMAX</sub>	125	°C
Thermal Resistance  Junction to Ambient (Single Layer) <sup>(4)</sup> , <sup>(5)</sup> Junction to Ambient (Four Layers) <sup>(4)</sup> , <sup>(5)</sup>	$R_{ hetaJA}$	70 55	°C/W
Thermal Resistance, Junction to Base <sup>(6)</sup>	$R_{ hetaJB}$	18	°C/W
Operational Package Temperature (Ambient Temperature)	T <sub>A</sub>	-40 to 85	°C

- 2. Pin soldering temperature limit is for 10 seconds maximum duration. Not designed for immersion soldering. Exceeding these limits may cause malfunction or permanent damage to the device.
- Freescale's package reflow capability meets Pb-free requirements for JEDEC standard J-STD-020C. For Peak Package Reflow Temperature and Moisture Sensitivity Levels (MSL),
   Go to www.freescale.com, search by part number [e.g. remove prefixes/suffixes and enter the core ID to view all orderable parts. (i.e. MC33xxxD enter 33xxx), and review parametrics.
- 4. Junction temperature is a function of on-chip power dissipation, package thermal resistance, mounting site (board) temperature, ambient temperature, air flow, power dissipation of other components on the board and board thermal resistance.
- 5. Per JEDEC JESD51-6 with the board horizontal
- 6. Thermal resistance between the die and the printed circuit board per JEDEC JESD51-8. Board temperature is measured on the top surface of the board near the package.

# STATIC ELECTRICAL CHARACTERISTICS

**Table 3. Static Electrical Characteristics** 

Characteristics noted under conditions -40°C  $\leq$  T<sub>A</sub>  $\leq$  85°C unless otherwise noted. Input voltages VIN1 = VIN2 = 3.3V using the typical application circuit (see <u>Figure 33</u>), unless otherwise noted.

Characteristic	Symbol	Min	Тур	Max	Unit
GENERAL	1			ı	1
Operating Voltage Range (VIN1, VIN2)	V <sub>IN</sub>	2.8	_	6.0	V
Start-up Voltage Threshold (Boost Switching)	V <sub>ST</sub>	-	1.6	1.8	V
VBST Under-voltage Lockout (VBST rising)	V <sub>BST_UVLO</sub>	5.5	-	6.5	V
VBST Under-voltage Lockout Hysteresis	V <sub>BST_UVLO_HYS</sub>	0.5	-	1.5	V
Input DC Supply Current (Normal Operation Mode, Enabled), Unloaded Outputs	IIN	-	60	_	mA
VIN1 Pin Input Supply Current (EN1 = EN2 = 0)	I <sub>IN1</sub>	-	10	-	mA
VIN2 Pin Input Leakage Current (EN1 = EN2 = 0)	I <sub>IN2</sub>	-	100	-	μА
VDDI Internal Supply Voltage	V <sub>DDI</sub>	2.9	_	3.3	٧
VDDI Maximum Output Current (Externally Loaded)	I <sub>DDI</sub>	_	-	-10	mA
BUCK CONVERTER					
Buck Converter Feedback Voltage <sup>(7), (8)</sup> IVOUT = 15mA to 1.5A. Includes Load Regulation Error	V <sub>INV</sub>	0.784	0.800	0.816	V
Buck Converter Voltage Margining Step Size	V <sub>MVO</sub>	-	1.0	-	%
Buck Converter Voltage Margining Highest Positive Value	V <sub>MP</sub>	5.9	-	7.9	%
Buck Converter Voltage Margining Lowest Negative Value	V <sub>MN</sub>	-7.9	-	-5.9	%
Buck Converter Line Regulation <sup>(7), (8)</sup> VIN1 = VIN2 = 2.8V to 6.0V, IVOUT = 15mA to 1.5A	REG <sub>LNVO</sub>	-1.0	_	1.0	%
Buck Converter Load Regulation <sup>(7), (8)</sup> VIN1 = VIN2 = 2.8V to 6.0V, IVOUT = 15mA to 1.5A	REG <sub>LDVO</sub>	-1.0	_	1.0	%
VOUT Input Leakage Current VOUT = 5.25V	I <sub>INVOUT</sub>	_	3.5	_	mA
INV Input Leakage Current INV = 0.8V	I <sub>ININV</sub>	-1.0	_	1.0	μА

- 7. Design information only. This parameter is not production tested.
- 8. IVOUT refers to load current on output switcher.

#### ELECTRICAL CHARACTERISTICS STATIC ELECTRICAL CHARACTERISTICS

# **Table 3. Static Electrical Characteristics (continued)**

Characteristics noted under conditions -40°C  $\leq$  T<sub>A</sub>  $\leq$  85°C unless otherwise noted. Input voltages VIN1 = VIN2 = 3.3V using the typical application circuit (see <u>Figure 33</u>), unless otherwise noted.

Characteristic	Symbol	Min	Тур	Max	Unit
BUCK CONVERTER (CONTINUED)	-		•	•	
High Side Power MOSFET Q1 RDS(ON) <sup>(9), (10)</sup> ID = 500mA, T <sub>A</sub> = 25°C, VBST = 8.0V	R <sub>DS(ON)Q1</sub>	_	60	_	mΩ
Low Side Power MOSFET Q2 RDS(ON) $^{(9), (10)}$ ID = 500mA, T <sub>A</sub> = 25°C, VBST = 8.0V	R <sub>DS(ON)Q2</sub>	_	65	_	mΩ
Buck Converter Peak Current Limit (High Level)	I <sub>LIMH</sub>	-4.0	-2.7	-1.5	Α
VOUT Pull-down MOSFET Q3 Current Limit $T_{A} = 25^{\circ}\text{C, VBST} = 8.0\text{V}$	I <sub>LIMPQ3</sub>	0.75	-	2.0	Α
VOUT Pull-down MOSFET Q3 R <sub>DS(ON)</sub> <sup>(10)</sup> ID = 1.0A, VBST = 8.0V	R <sub>DS(ON)PQ3</sub>	-	-	1.9	Ω
Thermal Shutdown (VOUT Pull-down MOSFET Q3) <sup>(9)</sup>	T <sub>SD</sub>	150	170	190	°C
Thermal Shutdown Hysteresis <sup>(9)</sup>	T <sub>HYS</sub>	_	10	-	°C

<sup>9.</sup> Design information only. This parameter is not production tested.

<sup>10.</sup> ID is the MOSFET drain current.

# **Table 3. Static Electrical Characteristics (continued)**

Characteristics noted under conditions -40°C  $\leq$  T<sub>A</sub>  $\leq$  85°C unless otherwise noted. Input voltages VIN1 = VIN2 = 3.3V using the typical application circuit (see <u>Figure 33</u>), unless otherwise noted.

Characteristic	Symbol	Min	Тур	Max	Unit
ERROR AMPLIFIER (BUCK CONVERTER)	<b>'</b>	1			
Input Impedance <sup>(11)</sup>	R <sub>IN</sub>	_	500	_	kΩ
Output Impedance <sup>(11)</sup>	R <sub>OUT</sub>	_	150	_	Ω
DC Open Loop Gain <sup>(11)</sup>	A <sub>VOL</sub>	_	80	_	dB
Gain Bandwidth Product <sup>(11)</sup>	G <sub>BW</sub>	_	35	_	MHz
Slew Rate <sup>(11)</sup>	v <sub>SR</sub>	_	200	_	V/μs
Output Voltage – High Level VIN1 > 3.3V, IOEA = -1.0mA <sup>(11), (12)</sup>	V <sub>EA_OH</sub>	-	2.0	-	V
Output Voltage – Low Level IOEA = -1.0 mA <sup>(11)</sup> , (12)	V <sub>EA_OL</sub>	-	0.4	-	V
Oscillator Ramp <sup>(11)</sup>	V <sub>SCRAMP</sub>	_	0.5	_	V
OSCILLATOR	,	•	1	•	
CLKSYN Pin (open) Low Level Output Voltage  IOL = +1.0mA <sup>(13)</sup>	Vosc_oL	_	_	0.4	V
CLKSYN Pin (open) High Level Output Voltage IOH = -1.0mA <sup>(14)</sup>	V <sub>OSC_OH</sub>	V <sub>DDI</sub> -0.4V	-	-	V
CLKSYN Pin (grounded) Input Voltage Threshold	V <sub>OSC_IH</sub>	1.2	-	2.0	V
CLKSYN Pin Pull-up Resistance	R <sub>PU</sub>	60	-	240	kΩ
Frequency Adjusting Reference Voltage	V <sub>FREQ</sub>	_	1.26	_	V
BOOST REGULATOR	,	•	1	•	
Regulator Output Voltage  IBST = 20mA, VIN1 = VIN2 = 2.8V to 6.0V	V <sub>BST</sub>	7.3	7.7	8.3	V
Power MOSFET Q5 RDS(ON) $^{(11)}$ IBD = 500mA, T <sub>A</sub> = 25°C	R <sub>DS(ON)Q5</sub>	_	650	1000	mΩ
Regulator Recommended Output Capacitor	C <sub>BST</sub>	_	10	_	μF
Regulator Recommended Output Capacitor Maximum ESR	ESRC <sub>BST</sub>	_	100	_	mΩ

- 11. Design information only. This parameter is not production tested.
- 12. IOEA Refers to Error Amplifier Output Current.
- 13. IOL Refers to I/O Low Level
- 14. IOH Refers to I/O High Level

# **Table 3. Static Electrical Characteristics (continued)**

Characteristics noted under conditions -40°C  $\leq$  T<sub>A</sub>  $\leq$  85°C unless otherwise noted. Input voltages VIN1 = VIN2 = 3.3V using the typical application circuit (see <u>Figure 33</u>), unless otherwise noted.

Characteristic	Symbol	Min	Тур	Max	Unit
LINEAR REGULATOR (LDO)			·	·	
LDO Feedback Voltage <sup>(16)</sup> VIN1 = VIN2 = 2.8V to 6.0V, ILDO = 10mA to 1000mA. Includes Load Regulation Error	V <sub>LFB</sub>	0.784	0.800	0.816	V
LDO Voltage Margining Step Size	V <sub>MLDO</sub>	-	1.0	-	%
LDO Voltage Margining Highest Positive Value	V <sub>MP</sub>	5.9	-	7.9	%
LDO Voltage Margining Lowest Negative Value	V <sub>MN</sub>	-7.9	-	-5.9	%
LDO Line Regulation <sup>(16)</sup> VIN1 = VIN2 = 2.8V to 6.0V, ILDO = 1000mA	REG <sub>LNVLDO</sub>	-1.0	_	1.0	%
LDO Load Regulation <sup>(16)</sup> ILDO = 10mA to 1000mA	REG <sub>LDVLDO</sub>	-1.0	_	1.0	%
LDO Ripple Rejection, Dropout Voltage <sup>(16)</sup> VDO = 1.0V, VRIPPLE = +1.0V p-p  Sinusoidal, f = 300kHz, ILDO = 500mA <sup>(15)</sup>	$V_{LDO\_RR}$	-	40	-	dB
LDO Maximum Dropout Voltage (VIN - VLDO), using IRL2703 <sup>(16)</sup> VLDO = 2.5V, ILDO = 1000mA	V <sub>DO</sub>	-	50	75	mV
LDO Current Sense Comparator Threshold Voltage (VCS - VLDO)	V <sub>CSTH</sub>	35	50	65	mV
LDO Pin Input Current, VLDO = 5.25V	I <sub>LDO</sub>	1.0	1.9	4.0	mA
LDO Feedback Input Current (LFB Pin), VLFB = 0.8V	I <sub>LFB</sub>	-1.0	_	1.0	μА
LDO Drive Output Current (LDRV Pin), VLDRV = 0V	I <sub>LDRV</sub>	-5.0	-3.3	-2.0	mA
CS Pin Input Leakage Current VCS = 5.25V	I <sub>CSLK</sub>	50	_	200	μА
LDO Pull-down MOSFET Q4 Current Limit  T <sub>A</sub> = 25°C, VBST = 8.0V (LDO Pin)	I <sub>LIMQ4</sub>	0.75	-	2.0	А
LDO Pull-down MOSFET Q4 RDS(ON) ID = 1.0A, VBST = 8.0V	R <sub>DS(ON)Q4</sub>	_	_	1.9	Ω
LDO Recommended Output Capacitance	C <sub>LDO</sub>	-	10	-	μF
LDO Recommended Output Capacitor ESR	R <sub>LDO</sub>	-	5.0	-	mΩ
Thermal Shutdown (LDO Pull-down MOSFET Q4) <sup>(15)</sup>	T <sub>SD</sub>	150	170	190	°C
Thermal Shutdown Hysteresis <sup>(15)</sup>	T <sub>SDHYS</sub>	_	10	-	°C

- 15. Design information only. This parameter is not production tested.
- 16. IDO refers to Load Current on External LDOFET IRL2703 is the Intersil MOSFET.

**Table 3. Static Electrical Characteristics (continued)** 

Characteristics noted under conditions -40°C  $\leq$  T<sub>A</sub>  $\leq$  85°C unless otherwise noted. Input voltages VIN1 = VIN2 = 3.3V using the typical application circuit (see <u>Figure 33</u>), unless otherwise noted.

Characteristic	Symbol	Min	Тур	Max	Unit
CONTROL AND SUPERVISORY CIRCUITS					
Enable (EN1, EN2) Input Voltage Threshold	V <sub>EN-TH</sub>	1.0	1.5	2.0	V
Enable (EN1, EN2) Pull-down Resistance	R <sub>EN-PD</sub>	30	55	90	kΩ
RST Low-level Output Voltage, IOL = 5.0mA	V <sub>OL</sub>	-	_	0.4	V
RST Leakage Current, OFF State, Pulled Up to 5.25V	I <sub>LKG-RST</sub>	-	_	10	μА
RST Under-voltage Threshold on VOUT (ΔVOUT/VOUT) <sup>(17)</sup>	V <sub>OUTITH</sub>	-14	_	-0.5	%
RST Over-voltage Threshold on VOUT (\( \Delta VOUT/VOUT \) (17)	V <sub>OUTITH</sub>	0.5	_	14	%
RST Under-voltage Threshold on VLDO (ΔVLDO/VLDO) <sup>(17)</sup>	V <sub>LDOITH</sub>	-12	_	-4.0	%
RST Over-voltage Threshold on VLDO (ΔVLDO/VLDO) <sup>(17)</sup>	V <sub>LDOITH</sub>	4.0	_	12	%
RST Timer Voltage Threshold	V <sub>TH-RT</sub>	1.0	1.2	1.5	V
RST Timer Source Current (RT pin at 0V)	I <sub>S-RT</sub>	-17	-	-34	mA
RST Timer Leakage Current	I <sub>LKG-RT</sub>	-1.0	-	1.0	μА
RST Timer Saturation Voltage, Reset Timer Current = 300μA	V <sub>SAT-RT</sub>	_	35	100	mV
Maximum Recommended Value of the Reset Timer Capacitor	C <sub>t</sub>	-	_	47	μF
CLKSEL Threshold Voltage	V <sub>THCLKS</sub>	1.2	1.6	2.0	V
CLKSEL Pull-up Resistance	R <sub>PU-CLK</sub> S	60	120	240	kΩ
ADDR Threshold Voltage <sup>(17)</sup>	V <sub>THADDR</sub>	1.2	1.6	2.0	V
ADDR Pull-up Resistance	R <sub>PU-ADDR</sub>	60	120	240	kΩ
Thermal Shut-down (IC sensor) (17)	T <sub>LIM</sub>	150	170	190	°C
Thermal Shut-down Hysteresis <sup>(17)</sup>	T <sub>LIMHYS</sub>	-	10	-	°C
SDA, SCL PINS I <sup>2</sup> C BUS (STANDARD)	•		•	•	-
Input Threshold Voltage (Pin SCL), Rising Edge <sup>(17)</sup>	$V_{LTH}$	1.3	_	1.7	V
Input Threshold Voltage (Pin SDA)	V <sub>LTH</sub>	1.3	_	1.7	V
SDA, SCL Input Current, Input Voltage = 5.25V (VIN1)	I <sub>IN</sub>	-	1.0	10	μА
SDA Low-level Output Voltage, 3.0mA Sink Current	V <sub>OL</sub>	-	-	0.4	V
SDA, SCL Capacitance <sup>(17)</sup>	C <sub>INPUT</sub>	-	7.0	10	pF

<sup>17.</sup> Design information only. This parameter is not production tested.

# **DYNAMIC ELECTRICAL CHARACTERISTICS**

# Table 4. DYNAMIC ELECTRICAL CHARACTERISTICS

Characteristics noted under conditions -40°C  $\leq$  T<sub>A</sub>  $\leq$  85°C unless otherwise noted. Input voltages VIN1 = VIN2 = 3.3V using the typical application circuit (see <u>Figures 33</u>), unless otherwise noted.

Characteristic	Symbol	Min	Тур	Max	Unit
BUCK CONVERTER		1	1	I.	
Duty Cycle Range (Normal Operation) <sup>(18)</sup>	t <sub>D</sub>	0.0	_	95	%
Switching Node SW Rise Time <sup>(18)</sup>	t <sub>RISE</sub>				ns
VIN = 5.0V, ILOAD = 1.0A		_	7.0	_	
Switching Node SW Fall Time <sup>(18)</sup>	t <sub>FALL</sub>				ns
VIN = 5.0V, ILOAD = 1.0A		-	17	-	
Maximum Deadtime <sup>(18)</sup>	t <sub>D</sub>	_	35	-	ns
Buck Control Loop Propagation Delay <sup>(18)</sup>	t <sub>PD</sub>				ns
VINV < 0.8V to VSW > 90% of High Level or VINV > 0.8V to VSW < 10% of Low Level		_	50	-	
Soft Start Duration (Power Sequencing Disabled, EN1 = 1, EN2 = 1) <sup>(18)</sup>	t <sub>SS</sub>	200	350	800	μS
Fault Condition Timeout <sup>(18)</sup>	t <sub>FAULT</sub>	7.0	10	15	ms
Retry Timer Cycle <sup>(18)</sup>	t <sub>RET</sub>	70	100	150	ms
OSCILLATOR					•
Oscillator Center Frequency <sup>(20)</sup>	fosc	270	300	330	kHz
$RF = 11.3k\Omega$					
Oscillator Frequency Range	fosc	200	-	400	kHz
Oscillator Frequency Adjusting Resistor Range	R <sub>FREQ</sub>	7.0	_	22	kΩ
Oscillator Frequency Adjustment <sup>(19), (20)</sup>	f <sub>OSC</sub>				kHz
$RF = 7.0k\Omega$		400	-	-	
Oscillator Frequency Adjustment <sup>(19), (20)</sup>	fosc				kHz
$RF = 22k\Omega$		_	_	200	
Oscillator Default Frequency (Switching Frequency), FREQ Pin Open	fosc	_	300	_	kHz
Oscillator Output Signal Duty Cycle (Square Wave, 180° Out-of-Phase with the Internal Suitable Oscillator)	D <sub>OSC</sub>	40	50	60	%
Synchronization Pulse Minimum Duration <sup>(18)</sup>	t <sub>SYNC</sub>	1.0	-	_	μS

- 18. Design information only. This parameter is not production tested.
- 19. see Figure 4 for more details
- 20. RF is RFREQ

# Table 4. DYNAMIC ELECTRICAL CHARACTERISTICS (continued)

Characteristics noted under conditions -40°C  $\leq$  T<sub>A</sub>  $\leq$  85°C unless otherwise noted. Input voltages VIN1 = VIN2 = 3.3V using the typical application circuit (see <u>Figures 33</u>), unless otherwise noted.

Fault Condition Timeout $t_{FAULT}$ 7.0 10 15 ms Retry Timer Cycle $t_{RET}$ 70 100 150 ms RESET MONITOR (RST)  Monitoring LFB Pin Delay $t_{D_RST_LFB}$ 12 - 28 $\mu$ s Monitoring INV Pin Delay $t_{D_RST_LNV}$ 12 - 28 $\mu$ s	Characteristic	Symbol	Min	Тур	Мах	Unit
Boost Regulator Control Loop Propagation Delay(21)   tast_PD   - 50   - ns	BOOST REGULATOR	<u> </u>	L	L	L	
Boost Switching Node VBD Rise Time   21	Boost Regulator MOSFET Maximum ON Time <sup>(21)</sup>	t <sub>ON</sub>	_	24	_	μS
BST = 20mA	Boost Regulator Control Loop Propagation Delay <sup>(21)</sup>	t <sub>BST_PD</sub>	-	50	-	ns
LINEAR REGULATOR (LDO)		t <sub>B_RISE</sub>	-	5.0		ns
Fault Condition Timeout   Teautr   To   To   To   To   To   To   To   T		t <sub>B_FALL</sub>	_	3.0	_	ns
Retry Timer Cycle         t <sub>RET</sub> 70         100         150         ms           RESET MONITOR (RST)           Monitoring LFB Pin Delay         t <sub>D_RST_LFB</sub> 12         -         28         μs           Monitoring INV Pin Delay         t <sub>D_RST_INV</sub> 12         -         28         μs           SCA, SCL PIN, I²C BUS (STANDARD)         SCL Clock Frequency(21)         fSCL         -         -         100         kHz           Bus Free Time Between a STOP and a START Condition(21)         t <sub>BUF</sub> 4.7         -         -         μs           Hold Time (Repeated) START Condition (After this period, the first clock pulse is generated.)(21)         t <sub>HD-STA</sub> 4.0         -         -         -         μs           Low Period of the SCL Clock(21)         t <sub>LOW</sub> 4.7         -         -         μs           High Period of the SCL Clock(21)         t <sub>HICH</sub> 4.0         -         -         μs           SDA Fall Time from VIH_ALX VIIL_MIN, Bus Capacitance 10pF to 400pF, 3.0mA Sink Current(21), (23)         -         -         -         250         ns           Setup Time for a Repeated START Condition(21)         t <sub>SU-STA</sub> 4.7         -         -         μs           Data Hold Time	LINEAR REGULATOR (LDO)	•	•	•	•	•
RESET MONITOR (RST)           Monitoring LFB Pin Delay         t <sub>D_RST_LFB</sub> 12         -         28         μs           Monitoring INV Pin Delay         t <sub>D_RST_INV</sub> 12         -         28         μs           SCA, SCL PIN, I <sup>2</sup> C BUS (STANDARD)           SCL Clock Frequency <sup>(21)</sup> f <sub>SCL</sub> -         -         100         kHz           Bus Free Time Between a STOP and a START Condition <sup>(21)</sup> t <sub>BUF</sub> 4.7         -         -         μs           Hold Time (Repeated) START Condition (After this period, the first clock pulse is generated.) <sup>(21)</sup> t <sub>HD-STA</sub> 4.0         -         -         -         μs           Low Period of the SCL Clock <sup>(21)</sup> t <sub>L</sub> OW         4.7         -         -         μs           High Period of the SCL Clock <sup>(21)</sup> t <sub>H</sub> OW         4.7         -         -         μs           SDA Fall Time from VIH_MAX to VIL_MIN, Bus Capacitance 10pF to 400pF, 3.0mA Sink Current <sup>(21)</sup> , <sup>(23)</sup> -         -         250         ns           Setup Time for a Repeated START Condition <sup>(21)</sup> t <sub>SU-STA</sub> 4.7         -         -         μs           Data Hold Time for I <sup>2</sup> C Bus Devices <sup>(21)</sup> , <sup>(22)</sup> t <sub>HD-DAT</sub> 0.0         -	Fault Condition Timeout	t <sub>FAULT</sub>	7.0	10	15	ms
Monitoring LFB Pin Delay $t_{D\_RST\_LFB} = 12 - 28 \mu_S$ Monitoring INV Pin Delay $t_{D\_RST\_INV} = 12 - 28 \mu_S$ SCA, SCL PIN, I²C BUS (STANDARD) $SCL Clock Frequency^{(21)} = f_{SCL} - 100 kHz$ Bus Free Time Between a STOP and a START Condition^{(21)} tBuF 4.7 - $\mu_S$ Hold Time (Repeated) START Condition (After this period, the first clock pulse is generated.) $t_{LOW} = t_{LOW} = t_$	Retry Timer Cycle	t <sub>RET</sub>	70	100	150	ms
Monitoring INV Pin Delay $ \begin{array}{c ccccccccccccccccccccccccccccccccccc$	RESET MONITOR (RST)					
SCA, SCL PIN, I²C BUS (STANDARD)           SCL Clock Frequency(²¹)         f <sub>SCL</sub> -         -         100         kHz           Bus Free Time Between a STOP and a START Condition(²¹)         t <sub>BUF</sub> 4.7         -         -         μs           Hold Time (Repeated) START Condition (After this period, the first clock pulse is generated.)(²¹)         t <sub>HD-STA</sub> 4.0         -         -         -         μs           Low Period of the SCL Clock(²¹)         t <sub>LOW</sub> 4.7         -         -         μs           High Period of the SCL Clock(²¹)         t <sub>HIGH</sub> 4.0         -         -         μs           SDA Fall Time from VIH_MAX to VIL_MIN, Bus Capacitance 10pF to 400pF, 3.0mA Sink Current(²¹). (²³)         t <sub>F</sub> -         250         ns           Setup Time for a Repeated START Condition(²¹)         t <sub>SU-STA</sub> 4.7         -         -         μs           Data Hold Time for I²C Bus Devices(²¹), (²²²)         t <sub>HD-DAT</sub> 0.0         -         -         μs           Data Setup Time for STOP Condition(²¹)         t <sub>SU-STO</sub> 4.0         -         -         μs	Monitoring LFB Pin Delay	t <sub>D_RST_LFB</sub>	12	_	28	μS
SCL Clock Frequency <sup>(21)</sup> f <sub>SCL</sub> -         -         100         kHz           Bus Free Time Between a STOP and a START Condition <sup>(21)</sup> t <sub>BUF</sub> 4.7         -         -         μs           Hold Time (Repeated) START Condition (After this period, the first clock pulse is generated.) <sup>(21)</sup> t <sub>HD-STA</sub> 4.0         -         -         -           Low Period of the SCL Clock <sup>(21)</sup> t <sub>LOW</sub> 4.7         -         -         μs           High Period of the SCL Clock <sup>(21)</sup> t <sub>HIGH</sub> 4.0         -         -         μs           SDA Fall Time from VIH_MAX to VIL_MIN, Bus Capacitance 10pF to 400pF, 3.0mA Sink Current <sup>(21), (23)</sup> t <sub>F</sub> -         -         250         ns           Setup Time for a Repeated START Condition <sup>(21)</sup> t <sub>SU-STA</sub> 4.7         -         -         μs           Data Hold Time for I <sup>2</sup> C Bus Devices <sup>(21)</sup> , (22)         t <sub>HD-DAT</sub> 0.0         -         -         μs           Data Setup Time for STOP Condition <sup>(21)</sup> t <sub>SU-DA</sub> T         250         -         -         ns	Monitoring INV Pin Delay	t <sub>D_RST_INV</sub>	12	-	28	μS
Bus Free Time Between a STOP and a START Condition $^{(21)}$ $t_{BUF}$ $4.7$ $  \mu s$ $^{(21)}$ Hold Time (Repeated) START Condition (After this period, the first clock pulse is generated.) $^{(21)}$ $t_{LOW}$	SCA, SCL PIN, I <sup>2</sup> C BUS (STANDARD)					
Hold Time (Repeated) START Condition (After this period, the first clock pulse is generated.) (21)	SCL Clock Frequency <sup>(21)</sup>	f <sub>SCL</sub>	-	_	100	kHz
pulse is generated.)(21)       4.0       -       -         Low Period of the SCL Clock(21) $t_{LOW}$ 4.7       -       -       μs         High Period of the SCL Clock(21) $t_{HIGH}$ 4.0       -       -       μs         SDA Fall Time from VIH_MAX to VIL_MIN, Bus Capacitance 10pF to 400pF, 3.0mA Sink Current(21), (23) $t_{F}$ -       -       -       250       ns         Setup Time for a Repeated START Condition(21) $t_{SU-STA}$ 4.7       -       -       μs         Data Hold Time for I <sup>2</sup> C Bus Devices(21), (22) $t_{HD-DAT}$ 0.0       -       -       μs         Data Setup Time(21) $t_{SU-DA}T$ 250       -       -       ns         Setup Time for STOP Condition(21) $t_{SU-STO}$ 4.0       -       -       μs	Bus Free Time Between a STOP and a START Condition <sup>(21)</sup>	t <sub>BUF</sub>	4.7	-	-	μS
High Period of the SCL Clock $^{(21)}$ $t_{HIGH}$ $4.0$ $ \mu_{S}$ SDA Fall Time from VIH_MAX to VIL_MIN, Bus Capacitance 10pF to 400pF, 3.0mA Sink Current $^{(21)}$ , $^{(23)}$ $  ^{(250)}$ Setup Time for a Repeated START Condition $^{(21)}$ $t_{SU-STA}$ $4.7$ $  \mu_{S}$ Data Hold Time for I <sup>2</sup> C Bus Devices $^{(21)}$ , $^{(22)}$ $t_{HD-DAT}$ $0.0$ $  \mu_{S}$ Data Setup Time for STOP Condition $^{(21)}$ $t_{SU-STO}$ $t_$		<sup>t</sup> HD-STA	4.0	-	_	μS
SDA Fall Time from VIH_MAX to VIL_MIN, Bus Capacitance 10pF to 400pF, $t_F$ $  250$ Setup Time for a Repeated START Condition <sup>(21)</sup> Data Hold Time for I <sup>2</sup> C Bus Devices <sup>(21)</sup> , (22)  Data Setup Time $t_{SU-DAT}$ $t_{SU$	Low Period of the SCL Clock <sup>(21)</sup>	t <sub>LOW</sub>	4.7	-	-	μS
3.0mA Sink Current <sup>(21), (23)</sup> Setup Time for a Repeated START Condition <sup>(21)</sup> $t_{SU-STA}$ 4.7 $u_{SU-STA}$ Data Hold Time for I <sup>2</sup> C Bus Devices <sup>(21), (22)</sup> $t_{HD-DAT}$ $t_{SU-DAT}$ 250 $u_{SU-DA}$ Setup Time for STOP Condition <sup>(21)</sup> $u_{SU-DA}$ $u_{SU-DA}$ $u_{SU-DA}$ $u_{SU-DA}$ $u_{SU-DA}$ $u_{SU-DA}$ $u_{SU-DA}$ $u_{SU-DA}$	High Period of the SCL Clock <sup>(21)</sup>	t <sub>HIGH</sub>	4.0	-	-	μS
Data Hold Time for I <sup>2</sup> C Bus Devices <sup>(21)</sup> , <sup>(22)</sup> $t_{HD-DAT} \qquad 0.0 \qquad - \qquad - \qquad \mu s$ Data Setup Time <sup>(21)</sup> $t_{SU-DA}T \qquad 250 \qquad - \qquad - \qquad ns$ Setup Time for STOP Condition <sup>(21)</sup> $t_{SU-STO} \qquad 4.0 \qquad - \qquad - \qquad \mu s$		t <sub>F</sub>	-	-	250	ns
Data Setup Time $^{(21)}$ $t_{SU-DA}T$ $250$ $  ns$ Setup Time for STOP Condition $^{(21)}$ $t_{SU-STO}$ $4.0$ $  \mu s$	Setup Time for a Repeated START Condition <sup>(21)</sup>	t <sub>SU-STA</sub>	4.7	_	-	μS
Setup Time for STOP Condition <sup>(21)</sup> tsu-sto  4.0   µs	Data Hold Time for I <sup>2</sup> C Bus Devices <sup>(21)</sup> , <sup>(22)</sup>	t <sub>HD-DAT</sub>	0.0	_	_	μS
Octup Time for Otto Condition	Data Setup Time <sup>(21)</sup>	t <sub>SU-DA</sub> T	250	-	-	ns
Capacitive Load for Each Bus Line <sup>(21)</sup> C <sub>B</sub> -  400  pF	Setup Time for STOP Condition <sup>(21)</sup>	t <sub>SU-STO</sub>	4.0	-	_	μЅ
	Capacitive Load for Each Bus Line <sup>(21)</sup>	СВ	-	-	400	pF

- 21. Design information only. This parameter is not production tested.
- 22. The device provides an internal hold time of at least 300ns for the SDA signal (refer to the VIH\_MIN of the SCL signal) to bridge the undefined region of the falling edge of SCL.
- 23. VIH is high level voltage on I<sup>2</sup>C bus lines and VIL is low level voltage on I<sup>2</sup>C bus lines

# **TIMING DIAGRAM**




Figure 4. Definition of Time on the I<sup>2</sup>C Bus

# **ELECTRICAL PERFORMANCE CURVES**




Figure 5. f<sub>OSC</sub> vs. Temperature




Figure 6. f<sub>OSC</sub> vs. Rf




Figure 7. Switcher Efficiency vs. Load Current




Figure 8. Switcher  $I_{\text{Lim}}$  vs. Temperature




Figure 9.  $V_{\text{REF}}$  vs. Temperature




Figure 10. Timer (ms) vs. RT

# **FUNCTIONAL DESCRIPTION**

# INTRODUCTION

The 34701 power supply integrated circuit provides the means to efficiently supply the Freescale Power QUICC and other families of Freescale microprocessors. It incorporates a high performance synchronous buck regulator, supplying the microprocessor's core, and a low dropout (LDO) linear regulator providing the microprocessor I/O and bus voltages.

This device incorporates many advanced features; e.g., precisely maintained up/down power sequencing, ensuring the proper operation and protection of the CPU and power system. At the same time, it provides high flexibility of configuration, allowing the maximum optimization of the power supply system.

#### **FUNCTIONAL PIN DESCRIPTION**

# **OSCILLATOR FREQUENCY PIN (FREQ)**

This switcher frequency selection pin can be adjusted by connecting external resistor RF to the FREQ pin. The default switching frequency (FREQ pin left open or tied to VDDI) is set to 300kHz.

# **INVERTING INPUT PIN (INV)**

Buck Controller Error Amplifier inverting input.

# **OUTPUT VOLTAGE PIN (VOUT)**

Output voltage of the buck converter. Input pin of the switching regulator power sequence control circuit.

# **INPUT VOLTAGE 2 PINS (VIN2)**

Buck regulator power input. Drain of the high side power MOSFET.

# **SWITCH PINS (SW)**

Buck regulator switching node. This pin is connected to the inductor.

# **GROUND PINS (GND)**

Analog ground of the IC, thermal heatsinking.

# **POWER GROUND PINS (PGND)**

Buck regulator power ground.

#### **BOOST DRAIN PIN (VBD)**

Drain of the internal boost regulator power MOSFET.

# **BOOST VOLTAGE PIN (VBST)**

Internal boost regulator output voltage. The internal boost regulator provides a 20mA output current to supply the drive circuits for the integrated power MOSFETs and the external N-channel power MOSFET of the linear regulator. The voltage at the VBST pin is 7.75V nominal.

# **BOOTSTRAP PIN (BOOT)**

Bootstrap capacitor input.

# **SERIAL DATA PIN (SDA)**

I<sup>2</sup>C bus pin. Serial data.

# **SERIAL CLOCK PIN (SCL)**

I<sup>2</sup>C bus pin. Serial clock.

# LINEAR COMPENSATION PIN (LCMP)

Linear regulator compensation pin.

# LINEAR FEEDBACK PIN (LFB)

Linear regulator feedback pin.

# **LINEAR REGULATOR PIN (LDO)**

Input pin of the linear regulator power sequence control circuit.

# **CURRENT SENSE PIN (CS)**

Current sense pin of the LDO. Over-current protection of the linear regulator external power MOSFET. The voltage drop over the LDO current sense resistor RS is sensed between the CS and LDO pins. The LDO current limit can be adjusted by selecting the proper value of the current sensing resistor RS.

# **LINEAR DRIVE PIN (LDRV)**

LDO gate drive of the external pass N-channel MOSFET.

# **INPUT VOLTAGE 1 PIN (VIN1)**

The input supply pin for the integrated circuit. The internal circuits of the IC are supplied through this pin.

# **POWER SUPPLY PIN (VDDI)**

Internal supply voltage. A ceramic low ESR 1uF 6V X5R or X7R capacitor is recommended.

# **ADDRESS PIN (ADDR)**

The ADDR pin is used to set the address of the device when used in an I<sup>2</sup>C communication. This pin can either be tied to VDDI or grounded through a  $10k\Omega$  resistor. Refer to I<sup>2</sup>C Bus Operation on page 26 for more information on this pin.

# **ENABLE 1 AND 2 PINS (EN1 AND EN2)**

These two pins permit positive logic control of the Enable function and selection of the Power Sequencing mode concurrently. <u>Table 5</u> depicts the EN1 and EN2 function and Power Sequencing mode selection.

Both EN1 and EN2 pins have internal pull-down resistors and both can withstand a short circuit to the supply voltage, 6.0V.

Table 5. Operating Mode Selection

EN1	EN2	Operating Mode
0	0	Regulators Disabled
0	1	Standard Power Sequencing
1	0	Inverted Power Sequencing
1	1	No Power Sequencing,
		Regulators Enabled

# **RESET TIMER PIN (RT)**

The Reset Timer power-up delay (RT) pin is used to set the delay between the time when the LDO and switcher outputs are active and stable and the RST output is released. An external resistor and capacitor are used to program the timer. The power-up delay can be obtained by using the following formula:

$$t_D = 10ms + R_tC_t$$

Where  $R_t$  is the Reset Timer programming resistor and  $C_t$  is the Reset Timer programming capacitor, both connected in parallel from RT to ground.

Note Observe the maximum  $C_t$  value and expect reduced accuracy if  $R_t$  is less than  $10k\Omega$ .

# RESET OUTPUT PIN (RST)

The Reset Control circuit monitors both the switching regulator and the LDO feedback voltages. It is an open drain output and has to be pulled up to some supply voltage (e.g., the output of the LDO) by an external resistor.

The Reset Control circuit supervises both output voltages—the linear regulator output VLDO and the switching regulator output VOUT. When either of these two regulators is out of regulation (high or low), the  $\overline{RST}$  pin is pulled low. There is a  $20\mu s$  delay filter preventing erroneous resets. During power-up sequencing,  $\overline{RST}$  is held low until the Reset Timer times out.

# **CLOCK SELECTION PIN (CLKSEL)**

This pin sets the CLKSYN pin as either an oscillator output or a synchronization input pin. The CLKSEL pin is also used for the I<sup>2</sup>C address selection.

# **CLOCK SYNCHRONIZATION PIN (CLKSYN)**

Oscillator output/synchronization input pin.

# FUNCTIONAL INTERNAL BLOCK DESCRIPTION

# INTRODUCTION

The 34701 incorporates a high performance synchronous buck regulator, supplying the microprocessor's core, and a low dropout (LDO) linear regulator providing the microprocessor I/O and bus voltages. This device

incorporates many advanced features; e.g., precisely maintained up/down power sequencing, ensuring the proper operation and protection of the CPU and power system.




Figure 11. 34701 Functional Internal Block Diagram

# **BOOST REGULATOR**

A boost regulator provides a high-voltage necessary to properly drive the buck regulator power MOSFETs, especially during the low input voltage condition. The LDO regulator external N-channel MOSFET gate is also powered from the boost regulator. In order to properly enhance the high side MOSFETs when only a +3.3V supply rail powers the integrated circuit, the boost regulator provides an output voltage of 7.75V nominal value.

The 34701 boost regulator uses a simple hysteretic current control technique, which allows fast power-up and does not require any compensation. When the boost regulator main power switch (low side) is turned on, the current in the inductor starts to ramp up. After the inductor current reaches the upper current limit (nominally set at 1.0A), the low-side switch is turned off and the current charges the output capacitor through the internal rectifier.

When the inductor current falls below the valley current limit value (nominally 600mA), the low side switch is turned on again, starting the next switching cycle. After the boost regulator output capacitor reaches approximately 6.0 volts, the peak and valley current limit levels are proportionally scaled down to approximately one fifth of their original values. When the boost regulator reaches its regulation limit (7.75V typical), the low side switch is turned off until the output voltage falls below the regulation limit again.

The higher current limit values in the beginning of the boost regulator start-up sequence allow fast power up of the whole IC, while the normal operation with reduced current limit greatly reduces the switching noise and therefore improves the overall EMC performance. See <a href="Figure 12">Figure 12</a> for the boost regulator output voltage and inductor current waveforms (picture not to scale).




Figure 12. Boost Regulator Startup (Not To Scale)

# **SWITCHING REGULATOR**

The switching regulator is a high frequency (300kHz default, adjustable in the range from 200kHz to 400kHz), synchronous buck converter driving integrated high side and low side N-channel power MOSFETs. The switching regulator output voltage is adjustable by means of an external resistor divider to provide the required output voltage within ±2.0% accuracy, and is intended to directly power the core of the microprocessor. The buck controller uses a PWM voltage mode control topology with feed-forward to achieve excellent line and load regulation.

The 34702 integrated boost regulator provides a 7.75V rail which is used to properly bias the switcher's MOSFET. In addition, the boost structure has a very low start-up voltage (Typically 1.6V), hence ensuring very low input voltage functionality. A typical bootstrap technique is used to provide voltage necessary to properly enhance the high side MOSFET gate. When the regulator is supplied only from low input voltage (e.g., single +3.3V supply rail), the bootstrap capacitor is charged from the internal boost regulator output VBST through an external diode. This arrangement allows the 34701 to operate from very low input voltage and also comply with the power sequencing requirements of the supplied microcontroller.




Figure 13. Switching Regulator Current Limit (Not To Scale)

To avoid destruction of the supplied circuits, the switching regulator has a current limit with retry capability. When an over-current condition occurs and the switch current reaches the peak current limit value, the main (high side) switch is turned off until the inductor current decays to the valley value, which is one half of the peak current limit. If an over-current condition exists for 10ms, the buck regulator control circuit shuts the switcher OFF and the switcher retry timer starts to time out. When the timer expires after 100ms, the switcher engages the start-up sequence and runs for 10ms, repeatedly checking for the over-current condition. Figure 13 describes the switching regulator over-current condition and current limit. During the current limited operation (e.g., in case of short-circuit on the switching regulator output), the switching regulator operation is not synchronized to the oscillator frequency. Figure 14 (respectively Figure 15) depicts the current limit with a retry capability feature of the switcher (respectively LDO).




Figure 14. Switching Converter Over-current Protection




Figure 15. LDO Converter Over-current Protection

The output voltage VOUT can be adjusted by means of an external resistor divider connected to the feedback control pin INV. The switching regulator output voltage can be adjusted in the range of 0.8V to VIN - buck dropout voltage. Power-up, power-down, and fault management are coordinated with the linear regulator.

#### SWITCHER OSCILLATOR

A 300kHz (default) oscillator sets the switching frequency of the buck regulator. The frequency of the oscillator can be adjusted between 200kHz and 400kHz by an optional external resistor RF connected from the FREQ pin of the integrated circuit to ground. See <a href="Figure 6">Figure 6</a> on page 14 for frequency resistor selection.

The CLKSYN pin can be configured as either an oscillator output when the CLKSEL pin is left open or as a synchronization input when the CLKSEL pin is grounded. The oscillator output signal is a square wave logic signal with 50% duty cycle, 180 degrees out-of-phase with the internal clock signal. This allows opposite phase synchronization of two 34702 devices.

When the CLKSYN pin is used as a synchronization input (CLKSEL pin grounded), the external resistor RF chosen from the chart in Figure 6 should be used to synchronize the internal slope compensation ramp to the external clock. Operation is only recommended between 200kHz and 400kHz. The supplied synchronization signal does not need to be 50% duty cycle. Minimum pulse width is 1.0µs.

# LOW DROPOUT LINEAR REGULATOR (LDO)

The adjustable low dropout linear regulator (LDO) is capable of supplying a 1.0A output current. It has a current limit with retry capability. When the voltage measured across the current sense resistor reaches the 50mV threshold, the control circuit limits the current for 10ms. If the over-current condition still exists, the linear regulator is turned off and the retry timer starts to time out. When the timer expires after

100ms, the LDO tries to power-up again for 10ms, repeatedly checking for the over-current condition. The current limit of the LDO can be set by using the following formula:

$$I_{LIM} = 50 \text{mV/RS}$$

Where RS is the LDO current sense resistor, connected between the CS pin and the LDO pin output (see <u>Figure 33</u> on page <u>34</u>), and 50mV is the typical value of the LDO current sense comparator threshold voltage.


When no current sense resistor is used, it is still possible to detect the over-current condition by tying the current sense pin CS to the VBST voltage. In this case, the over-current condition is sensed by saturation of the linear regulator driver buffer.

The output voltage of the LDO can be adjusted by means of an external resistor divider connected to the feedback control pin LFB. The linear regulator output voltage can be adjusted in the range of 0.8V to VIN - LDO dropout voltage. Power-up, power-down, and fault management are coordinated with the switching regulator.

# POWER SEQUENCING VOLTAGE MARGINING WATCHDOG TIMER

A watchdog function is available via I<sup>2</sup>C bus communication. It is possible to select either window watchdog or timeout watchdog operation, as illustrated in Figure 16.

Watchdog timeout starts when the watchdog function is activated via I<sup>2</sup>C bus sending a watchdog programming command byte, thus determining watchdog operation (window or timeout) and period duration (refer to <u>Table 8</u>, page <u>27</u>). If the watchdog is cleared by receiving a new watchdog programming command through the I<sup>2</sup>C bus, the watchdog timer is reset and the <u>new</u> timeout period begins. If the watchdog time expires, the <u>RST</u> will become active (LOW) for a time determined by the RC components of the RT timer plus 10ms. After a watchdog timeout, the function is no longer active.






Figure 16. Watchdog Operation

When the window watchdog function is selected, the timer cannot be cleared during the closed window time, which is 50% of the total watchdog period. When the watchdog is cleared, the timer is reset and starts a new tim-out period. If

the watchdog is not cleared during the open window time, the  $\overline{\text{RST}}$  will become active (LOW) for a time determined by the RC components of the RT timer plus 10ms.

# **FUNCTIONAL DEVICE OPERATION**

# **OPERATIONAL MODES**

#### THERMAL SHUTDOWN

To increase the overall safety of the system designed with the 34701, an internal thermal shutdown function has been incorporated into the switching regulator circuit. The 34701 senses the temperature of the buck regulator main switching MOSFET (high side MOSFET M1; see Figure 2 on page 2), the low side (synchronous MOSFET M2), and control circuit. If the temperature of any of the monitored components exceeds the limit of safe operation (Thermal Shutdown), the switching regulator and the LDO shut down. After the temperature falls below the value given by the thermal shutdown hysteresis window, the switcher tries again to operate.

The VOUT pull-down MOSFET M3 has an independent thermal shutdown control. If the M3 temperature exceeds the thermal shutdown, the M3 is turned off without affecting the switcher operation.

The LDO pull-down MOSFET M4 has an independent thermal shutdown control. If the M4 temperature exceeds the thermal shutdown, the M4 will be turned off without affecting the LDO operation.

#### **SOFT START**


A switching regulator soft start feature is incorporated in the 34701. The soft start is active each time the IC is enabled, VIN is reapplied, or after a fault retry. Other transient events do not activate the soft start.

# **VOLTAGE MARGINING**

The 34701 includes a voltage margining feature accessed through the  $I^2C$  bus. Voltage margining allows for independent adjustment of the switcher VOUT voltage and the linear output VLDO. Each can be adjusted up and down in 1.0% steps to a range of  $\pm 7.0\%$ . This feature allows for worst case system validation; i.e., determining the design margin. Margining details are described in the section entitled  $I^2C$  Bus Operation, beginning on page  $\underline{26}$  of this datasheet.

#### POWER SEQUENCING MODES

The power sequencing of the two outputs of this power supply IC is in compliance with the Freescale Power QUICC and other 32-bit microprocessor requirements. When the input voltage is applied, the switcher and linear regulator outputs follow the supply rail voltage during power-up and power-down in the limits given by the microcontroller power sequencing specification, illustrated in <a href="Figures 17">Figures 17</a> through 19. There are two possible power sequencing modes, Standard and Inverted, as explained in more detail below. The third mode of operation is Power Sequencing Disabled.







Figure 17. Standard Power-up/Down Sequence in +3.3V Supply System







Figure 18. Standard Power-up/Down Sequence in +5.0V Supply System

# STANDARD POWER SEQUENCING

When the power supply IC operates in the Standard Power Sequencing Mode, the switcher output provides the core voltage for the microprocessor. This situation and operating conditions are illustrated in <u>Figures 17</u> and <u>18</u>. <u>Table 5</u>, page <u>17</u>, shows the Power Sequencing Mode selection.

#### INVERTED POWER SEQUENCING

When the power supply IC is operating in the Inverted Power Sequencing Mode, the linear regulator (LDO) output provides the core voltage for the microprocessor, as illustrated in <u>Figure 19</u>. <u>Table 5</u> shows the Power Sequencing Mode selection.






Figure 19. Inverted Power-up/Down Sequence in +5.0V Supply System

# **ASSUMED REQUIREMENTS**

- I/O supply voltage not to exceed core voltage by more than 2.0V.
- Core supply voltage not to exceed I/O voltage by more than 0.4V.

#### **Methods of Control**

The 34701 has several methods of monitoring and controlling the regulator output voltages, as described in the paragraphs below. Power sequencing control is also achieved through the intrinsic operation of the regulators. The EN1 and EN2 pins can be used to select the proper Power Sequencing Mode required by the powered system or to disable the power sequencing (refer to Table 5).

# **Intrinsic Operation**

For both the LDO and switcher, whenever the output voltage is below the regulation point, the LDO external Pass MOSFET is on, or the buck high side MOSFET is on at a duty cycle controlled by the switcher. Because these devices are MOSFETs, current can flow in either direction, balancing the voltages via the common supply pin. The ability to maintain the MOSFETs on is dependent on the available gate voltage, and thus the size of the boost regulator storage capacitor.

# **Standard Power Sequencing Control**

Comparators monitor voltage differences between the LDO (LDO pin) and the switcher (VOUT pin) outputs as follows:

- LDO > VOUT + 1.9V, turn off LDO. The LDO can be forced off. This occurs whenever the LDO output voltage exceeds the switcher output voltage by more than 1.9V.
- 2. LDO > VOUT + 2.0V, shunt LDO to ground. If turning off the LDO is insufficient and the LDO output voltage exceeds the switcher output voltage by more than 2.0V, a 1.5Ω shunt MOSFET is turned on that discharges the LDO load capacitor to ground. The shunt MOSFET is used for switcher output shorts to ground and for power down in case of VIN1 ≠ VIN2 with the switcher output falling faster than the LDO.
- 3. LDO < VOUT + 1.9V cancel (2).
- LDO < VOUT + 1.8V, cancel (1) above, re-enable LDO. Normal operation resumes when the LDO output voltage is less than 1.8V above the switcher output voltage.
- LDO < VOUT 0.1V, turn off switcher. The switcher can be forced off. This occurs whenever the LDO is less than VOUT - 0.1V.
- LDO < VOUT 0.3V, turn on Sync (LS) MOSFET and 1.5Ω VOUT sink MOSFET. The buck high side MOSFET is forced off and the sync MOSFET is forced on. This occurs when the switcher output voltage exceeds the LDO output by more than 300mV.
- 7. LDO > VOUT 0.3 V, cancel (6).
- LDO > VOUT 0.1V, cancel (5). Normal operation resumes when LDO < VOUT - 0.1V.</li>

# **Inverted Power Sequencing Control**

Comparators monitor voltage differences between the switcher (VOUT pin) and LDO (LDO pin) outputs as follows:

- VOUT > LDO + 1.8V, turn off VOUT. The switcher VOUT can be forced off. This occurs whenever the VOUT output voltage exceeds the LDO output voltage by more than 1.8V.
- 2. VOUT > LDO + 2.0V, shunt VOUT to ground. If turning off the switcher VOUT is insufficient and the VOUT output voltage exceeds the LDO output voltage by more than 2.0V, a 1.5Ω shunt MOSFET and the switcher synchronous MOSFET are turned on to discharge the VOUT load capacitor to ground. The shunt MOSFET and synchronous MOSFET are used for LDO output shorts to ground and for power down in case of VIN1 ≠ VIN2 with LDO output falling faster than the VOUT.
- 3. VOUT < LDO + 1.8V, cancel (1) and (2) above, reenable VOUT. Normal operation resumes when the

- VOUT output voltage is less than 1.8V above the LDO output voltage.
- 4. VOUT < LDO + 2.0 V, cancel (2)
- VOUT < LDO 0.2V, turn off LDO. The LDO can be forced off. This occurs whenever the VOUT is less than VLDO - 0.2V.
- VOUT < LDO 0.3V, turn on the 1.5Ω LDO sink MOSFET. This occurs when the LDO output voltage exceeds the VOUT output by more than 300mV.
- 7. VOUT < LDO 0.2 V, cancel (6).
- 8. VOUT < LDO 0.1V, cancel (5). Normal operation resumes when VOUT > LDO 0.1V.

#### STANDARD OPERATING MODE

# Single 3.3V Supply, VIN = VIN1 = VIN2 = 3.3V

The 3.3V supplies the microprocessor I/O voltage, the switcher supplies core voltage (e.g., 1.5V nominal), and the LDO operates independently (see <u>Figure 17</u>, page <u>22</u>). Power sequencing depends only on the normal switcher intrinsic operation to control the buck high side MOSFET.

# Power-up

When VIN is rising, initially VOUT is below the regulation point and the Buck High-Side MOSFET is on. In order not to exceed the 2.1 V differential requirement between the I/O (VIN) and the core (VOUT), the switcher must start up at 2.1 V or less and be able to maintain the 2.1 V or less differential. The maximum slew rate for VIN is 1.0 V/ms.

# Power-Down

When VIN is falling, VOUT falls below the regulation point; therefore, the buck high side MOSFET is on. In the case where VOUT is falling faster than VIN, the buck high side MOSFET attempts to maintain VOUT. In the case where VIN is falling faster than VOUT, the buck high side MOSFET is also on, and the VOUT load capacitor is discharged through the buck high side MOSFET to VIN. Thus, provided VIN does not fall too fast, the core voltage (VOUT) does not exceed the I/O voltage (VIN) by more than a maximum of 0.4V.

#### Shorted Load

- VOUT shorted to ground. This causes the I/O voltage to exceed the core voltage by more than 2.1V. No load protection.
- VIN shorted to ground. Until the switcher load capacitance is discharged, the core voltage exceeds the I/O voltage by more than 0.4V. By the intrinsic operation of the switcher, the load capacitor is discharged rapidly through the buck high side MOSFET to VIN.
- 3. VOUT shorted to supply. No load protection. 34701 is protected by current limit and thermal shutdown.

# Single 5.0V Supply, VIN1 = VIN2, or Dual Supply VIN1 $\neq$ VIN2

The LDO supplies the microprocessor I/O voltage. The switcher supplies the core (e.g., 1.5V nominal) (see Figure 18, page 23).

#### Power-up

This condition depends upon the regulator current limit, load current and capacitance, and the relative rise times of the VIN1 and VIN2 supplies. There are two cases:

- LDO rises faster than VOUT. The LDO uses control methods (1) and (2) described in the section Methods of Control on page 23.
- VOUT rises faster than LDO. The switcher uses control methods (5) and (6) described in the section Methods of Control on page 23.

#### Power-down

This condition depends upon the regulator load current and capacitance and the relative fall times of the VIN1 and VIN2 supplies. There are two cases:

- VOUT falls faster than LDO. The LDO uses control methods (1) and (2) described in the section Methods of Control on page 23.
  - In the case VIN1 = VIN2, the intrinsic operation turns on both the buck high side MOSFET and the LDO external Pass MOSFET, and discharges the LDO load capacitor into the VIN supply.
- LDO falls faster than VOUT. The switcher uses control methods (5) and (6) described in the section Methods of Control on page 23.

# Shorted Load

- VOUT shorted to ground. The LDO uses method (1) and (2) described in the section Methods of Control on page 23.
- LDO shorted to ground. The switcher uses control
  methods (5) and (6) described in the section Methods
  of Control on page 23.
- 3. VIN1 shorted to ground. Device is not working.
- VIN2 shorted to ground with VIN1 and VIN2 different.
   This is equivalent to the switcher output shorted to ground.
- VOUT shorted to supply. No load protection. 34701 is protected by current limit and thermal shutdown.
- LDO shorted to supply. No load protection. 34701 is protected by current limit and thermal shutdown.

# **INVERTED OPERATING MODE**

# Single 3.3V Supply, VIN = VIN1 = VIN2 = 3.3V

The 3.3V supplies the microprocessor I/O voltage, the LDO supplies core voltage (e.g., 1.5V nominal), and the switcher VOUT operates independently. Power sequencing

depends only on the normal LDO intrinsic operation to control the Pass MOSFET.

#### Power-up

When VIN is rising, initially LDO is below the regulation point and the Pass MOSFET is on. In order not to exceed the 2.1V differential requirement between the I/O (VIN) and the core (LDO), the LDO must start up at 2.1V or less and be able to maintain the 2.1V or less differential. The maximum slew rate for VIN is 1.0V/ms.

#### Power-down

When VIN is falling, LDO falls below the regulation point; therefore, the Pass MOSFET is on. In the case where LDO is falling faster than VIN, the pass MOSFET attempts to maintain LDO. In the case where VIN is falling faster than LDO, the pass MOSFET is also on, and the LDO load capacitor is discharged through the pass MOSFET to VIN. Thus, provided VIN does not fall too fast, the core voltage (LDO) does not exceed the I/O voltage (VIN) by more than maximum of 0.4V.

#### Shorted Load

- LDO shorted to ground. This will cause the I/O voltage to exceed the core voltage by more than 2.1V. No load protection.
- VIN shorted to ground. Until the LDO load capacitance is discharged, the core voltage exceeds the I/O voltage by more than 0.4V. By the intrinsic operation of the LDO, the load capacitor is discharged rapidly through the Pass MOSFET to VIN.
- 3. LDO shorted to supply. No load protection.

# Single 5.0V Supply, VIN1 = VIN2, or Dual Supply VIN1 $\neq$ VIN2

The switcher VOUT supplies the microprocessor I/O voltage. The LDO supplies the core (e.g., 1.5V nominal) (see Figure 19, page 23).

#### Power-up

This condition depends upon the regulator current limit, load current and capacitance, and the relative rise times of the VIN1 and VIN2 supplies. There are two cases:

- VOUT rises faster than LDO. The switcher VOUT uses control methods (1) and (2) described in the section Methods of Control on page 23.
- LDO rises faster than VOUT. The LDO uses control methods (5) and (6) described in the section Methods of Control on page 23.

#### Power-down

This condition depends upon the regulator load current and capacitance and the relative fall times of the VIN1 and VIN2 supplies. There are two cases:

34701

- LDO falls faster than VOUT. The VOUT uses control methods (4) and (5) described in the section Methods of Control on page 23.
  - In the case VIN1 = VIN2, the intrinsic operation turns on both the buck high side MOSFET and the LDO external Pass MOSFET, and discharges the VOUT load capacitor into the VIN supply.
- VOUT falls faster than LDO. The LDO uses control
  methods (5) and (6) described in the section Methods
  of Control on page 23.

#### Shorted Load

- LDO shorted to ground. The VOUT uses methods (1) and (2) described in the section Methods of Control on page 23.
- VOUT shorted to ground. The LDO uses control methods (5) and (6) described in the section Methods of Control on page 23.
- 3. VIN1 shorted to ground. Device is not working.
- 4. VIN2 shorted to ground. This is equivalent to the switcher VOUT output shorted to ground.
- 5. *LDO shorted to supply.* No load protection. 34701 is protected by current limit and thermal shutdown.
- 6. VOUT shorted to supply. No load protection. 34701 is protected by current limit and thermal shutdown.

#### LOGIC COMMANDS AND REGISTERS

# I<sup>2</sup>C BUS OPERATION

The 34701 device is compatible with the I<sup>2</sup>C interface standard. SDA and SCL pins are the Serial Data and Serial Clock pins of the I<sup>2</sup>C bus.

# I<sup>2</sup>C COMMAND AND DATA FORMATS

#### **Communication Start**

Communication starts with a START condition, followed by the slave device unique address. The Read/Write (R/W) bit defines whether the data should be read from or written to the device (the 34701 operates only as a slave device; therefore, the R/W bit should always be set to 0). The 34701 responds by sending the Acknowledge bit (Ack) to the master device. Figure 20 illustrates the beginning of an I<sup>2</sup>C communication for a 7-bit slave address.

S	7-Bit Address	R/W	Ack
---	---------------	-----	-----

Figure 20. Communication Start Using 7-Bit Address

#### **Slave Address Definition**

34701 has the two least significant address bits (LSB) defined by the state of the CLKSEL pin (A1) and the ADDR pin (A0).

Note The state of the CLKSEL pin also defines the configuration of the oscillator synchronization CLKSYN pin. Leaving the CLKSEL pin open or pulling it high defines the CLKSYN pin as an oscillator output. When the CLKSEL pin is pulled low, the CLKSYN pin is configured as a synchronization input for the external clock signal.

This feature allows up to four 34701 ICs to communicate in the same I<sup>2</sup>C bus, all of them sharing the same high order address bits. A different combination of the two LSB address bits A1 and A0 can be assigned to each individual part to

assure its unique address. <u>Figure 21</u> illustrates the flexible addressing feature for a 7-bit address. <u>Table 6</u> provides the definition of the selectable portion of the device address.

When the ADDR pin is used and put to low level, pull the ADDR pin to ground through a  $10k\Omega$  resistor.

MSI	ISB Bits LSE			LSB					
6	5	4	3	2	1	0			
1	1	1	0	1	Α1	Α0			
	Fixed Address Selectable Address								

Figure 21. Address Bit Definition for 7-Bit Address

Table 6. Definition of Selectable Portion of Device

Address

CLKSEL Pin	ADDR Pin	<b>A</b> 1	Α0
Low	Low	0	0
Low	High (Open)	0	1
High (Open)	Low	1	0
High (Open)	High (Open)	1	1

# Writing Data Into the Slave Device

After the address acknowledgment by the slave, DATA can be written into the slave registers. The R/W bit must be set to 0 to allow DATA to be written into the 34702. Figure 22 shows the data write sequence. Actions performed by the slave device are grayed.

S	7-Bit Address	0	Ack	DATA	Ack
(Write	e)				

Figure 22. Data Transfer for Write Operations

#### **DATA Definition**

The DATA field in the single Data Transfer contains one or several Command Bytes. The Command Byte identifies the kind of operation required by the master to be performed and has two fields, as illustrated in <a href="Figure 23">Figure 23</a>:

- 1. Address field
- 2. Value field

The address field is selected from the list in Table 7.




Figure 23. Command Byte

Table 7. Address Field Definitions

Address Field	Operation	Write
001	Voltage Margining	W
011	Watchdog	W

Refer to <u>Table 8</u>, page <u>27</u>, which summarizes the value field definitions for the entire set of operation options.

Table 8. Command Byte Definitions

Operation	Ac	ldre	SS		Value				Action
Voltage Margining	0	0	1	0	0	0	0	0	1st Command
(As a 2nd Command Byte)	0	0	1	х	0	0	0	0	Output Nominal
	0	0	1	Х	0	0	0	1	+ 1.0%
	0	0	1	х	0	0	1	0	+ 2.0%
	0	0	1	х	0	0	1	1	+ 3.0%
	0	0	1	х	0	1	0	0	+ 4.0%
LDO Output: x=0	0	0	1	х	0	1	0	1	+ 5.0%
Switcher Output x=1	0	0	1	Х	0	1	1	0	+ 6.0%
	0	0	1	х	0	1	1	1	+ 7.0%
	0	0	1	Х	1	0	0	0	- 1.0%
	0	0	1	Х	1	0	0	1	- 2.0%
	0	0	1	Х	1	0	1	0	- 3.0%
	0	0	1	Х	1	0	1	1	- 4.0%
	0	0	1	Х	1	1	0	0	- 5.0%
	0	0	1	Х	1	1	0	1	- 6.0%
	0	0	1	х	1	1	1	0	- 7.0%

Table 8. Command Byte Definitions

Watchdog	0	1	1	0	0	0	0	0	1st Command
Programming (As a 2nd Command Byte)	0	1	1	0	0	0	0	0	WD OFF (24)
	0	1	1	0	1	0	0	0	WD 1280ms Wind. OFF
	0	1	1	0	1	0	0	1	WD 320ms Wind. OFF
	0	1	1	0	1	0	1	0	WD 80ms Wind. OFF
	0	1	1	0	1	0	1	1	WD 20ms Wind. OFF
	0	1	1	0	1	1	0	0	WD 1280ms Wind. ON
	0	1	1	0	1	1	0	1	WD 320ms Wind. ON
	0	1	1	0	1	1	1	0	WD 80ms Wind. ON
	0	1	1	0	1	1	1	1	WD 20ms Wind. ON

Notes

 The Watchdog timer is turned ON automatically after receiving any other valid command byte changing watchdog time.

#### **Security in Writing Commands**

To improve the security level, a so-called *first command* is defined to initiate each write communications. The first command identifies the operation, which is executed by the following command byte.

A first command has the address field equal to the related operation one, followed by a null value field (all zeros). Table 9 summarizes first command definitions. The master sends the first command before the command byte for the intended operation.

Table 9. First Command Definitions

First Command	Operation
001 00000	Voltage Margining
011 00000	Watchdog Programming

#### **VOLTAGE MARGINING OPERATION**

After starting the communication in Writing mode, the master sends the first command followed by the specific command byte to set the required voltage margining for either the LDO or the switcher (see <a href="Figure 24">Figure 24</a>). To achieve a simultaneous set for both LDO and switcher, two specific commands must be issued in sequence after the first command, one for each supply.




Figure 24. Voltage Margining Programming (One Supply Only)

**Note:** x bits, which set the voltage margining value are defined in Table 8.

#### WATCHDOG PROGRAMMING OPERATION

For watchdog operation control, the master periodically sends a watchdog first command followed by a command byte selecting, or confirming, the watchdog period according to the options listed in <u>Table 8</u>. See <u>Figure 25</u> for the watchdog timer programming command example.

The internal watchdog timer is turned ON by receiving a valid watchdog programming command (after receiving the watchdog programming first command), and it is cleared each time the next watchdog programming command is written into the device, provided it arrives during the window open time. Thus, the watchdog programming command clears the timer and sets the new timing conditions at the same time. The watchdog programming first command 01100000 sent twice shuts the timer OFF, and the watchdog function is disabled. Any other valid watchdog command turns the timer ON again.




Figure 25. Watchdog Timer Programming

**Note:** x bits, which set the watchdog timer value are defined in <u>Table 8</u>, page <u>27</u>.

# **Communication Stop**

Only the master can terminate the data transfer by issuing a STOP condition. The slave waits for this condition to resume its initial state waiting for the next START condition (see Figure 26).

# **COMPLETE DATA TRANSFER EXAMPLES**

The master device controlling the  $I^2C$  bus always starts addressing a 34701 slave IC in writing mode (R/W = 0) to enable it to write a command byte just after receiving the

address acknowledge sent by 34702. I<sup>2</sup>C bus protocol defines this circumstance as a master-transmitter and slave-receiver configuration.

Figure 27 illustrates a communication beginning with the slave address, the *first command* for voltage margining, and a third byte containing the address field *001* and the value field *00101* corresponding with the LDO fifth setting (LDO output voltage = +5% above its nominal value). If a simultaneous setting for switcher is needed, a fourth byte should be included before the STOP condition (P); for instance, *001 11100* to set the switcher in its twelfth setting (switcher output voltage = -5% below its nominal value) - see Figure 28.

The example of data transfer setting the watchdog timer is shown in the <u>Figure 26</u>.




Figure 26. Data Transfer Example - Watch Dog Timer Setting.




Figure 27. Data Transfer Example - LDO Voltage Margining




Figure 28. Data Transfer Example - LDO and Switcher Voltage Margining

# TYPICAL APPLICATIONS

# **BUCK REGULATOR CONTROL CIRCUIT**

The 34701 buck regulator utilizes a PWM Voltage Mode topology with feed-forward to achieve an excellent line and

load regulation. The control circuit block diagram is shown in Figure 29.




Figure 29. Buck Regulator Control Circuit

The integrated 40pF capacitor CF charged through the external resistor R4 provides the feed-forward ramp waveform, the amplitude of which is proportional to the input voltage, thus providing the feed-forward function.

<u>Figure 30</u> shows the Bode plot of the 34701 buck regulator control loop gain and phase versus frequency.

The first double pole on the Bode plot is created by the buck regulator output L-C filter, and its frequency can be calculated as:

$$f_{\rm LC} = \frac{1}{2\pi \sqrt{C_{\rm O}L}}$$

Where CO is the value of the buck output capacitor and L is the inductance value of the output filter inductor L.

The frequency of the compensating zero can be calculated as follows.

$$f_{z(c)} = \frac{1}{2\pi C2(R1 + R3)}$$

The Feed-Forward implemented by resistor R4 and integrated capacitor CF creates a pole in the overall loop transfer function, the frequency of which can be calculated from the following formula.

$$f_{p(FF)} = \frac{V_{IN}}{\frac{1}{f_{sw}} \times \frac{(V_{IN} - V_{Ref})}{R4C_F} + V_{m1}} \times \frac{1}{2\pi R4C_F}$$

Where VRef is the buck regulator reference voltage (VRef = 0.8V typ.) at the INV pin,
VIN is the buck regulator input voltage,
Vm1 is the ramp generated by the internal ramp generator (Vm1 = 0.5V typ.).




Figure 30. Buck Control Loop Bode Plot

The frequency of the zero created by the ESR of the output capacitor CO is calculated as:

$$f_{z(ESR)} = \frac{1}{2\pi C_O ESR}$$

Where CO is the value of the buck regulator output capacitor, and ESR is the equivalent series resistance of the output capacitor.

The frequency of the compensating network pole can be calculated as follows:

$$f_{p(c)} = \frac{1}{2\pi C^2 \frac{R1R3}{(R1 + R3)}}$$

The well designed and compensated buck regulator should yield at least 45 deg. phase margin  $\Phi$ m of its overall loop as depicted in the <u>Figure 30</u>, page <u>31</u>.

#### **Selecting Buck Regulator Output Voltage**

The 34701 buck regulator output voltage can be set by selecting the right value of the resistors R1, R2 and R4, and can be determined from the following formula (see <u>Figure 29</u>, page <u>30</u> for the component references):

$$R2 = V_{Ref} \times \frac{1}{(V_{O} + I_{O} \times R_{L}) - V_{Ref}} + \frac{V_{O} - V_{Ref}}{R1}$$

Where VRef is the buck regulator reference voltage (VRef = 0.8V typ.) at the INV pin, VO is the selected output voltage, IO is the output load current, RL is the DC resistance of the inductor L.

It is apparent that the buck regulator output voltage is affected by the voltage drop caused by the inductor serial resistance and the regulator output current. In those applications which do not require precise output voltage, setting the formula for calculating selected output voltage can be simplified as follows:

$$R2 = V_{Ref} \times \frac{1}{(V_O - V_{Ref}) \times \frac{(R1 + R4)}{R1 \times R4}}$$

# **Linear Regulator Output Voltage**

The output voltage of the linear regulator (LDO) can be set by a simple resistor divider according to the following formula:

$$V_{LDO} = V_{Ref} \times \left(1 + \frac{R_U}{R_L}\right)$$

Where VRef is the linear regulator reference voltage (VRef = 0.8V typ.) at the LFB pin, VLDO is the LDO selected output voltage, RU is the "upper" resistor of the LDO resistor divider, RL is the "lower" resistor of the LDO resistor divider.

Figure 31 describes the 34701 linear regulator circuit with the resistor divider RU, RL setting the output voltage VLDO.




Figure 31. 34701Linear Regulator Circuit

#### **Linear Regulator Current Limit**

As described in the Linear Regulator Functional Description section, the current limit of the linear regulator can be adjusted by means of an external current sense resistor RS. The voltage drop caused by the regulator output current flowing through the current sense resistor RS is sensed between the LDO and the CS pins. When the sensed voltage exceeds 50mV (typical), the current limit timer starts to time out while the control circuit limits the output current. If the over-current condition lasts for more than 10ms, the linear regulator is shut off and turned on again after 100ms. This type of operation provides equivalent protection to the analog "current foldback" operation.

It is important to keep in mind that the amount of capacitive load which can be supplied by the by the linear regulator is limited by the setting of the LDO current limit. During the power-up period, the linear regulator operates in the current limit, supplying the current into the load of the LDO, which includes all the capacitors connected to the regulator output. If the total amount load is so large that the regulator could not reach its regulation voltage in 10ms during the power-up, it turns off and tries to power up again after 100ms. This situation may lead to the power-up oscillations.

# **Linear Regulator External MOSFET**

The linear regulator uses an external N-channel power MOSFET to provide a pass element for the power path. The selection of the proper type of the external power MOSFET is critical for optimum performance and safe operation of the linear regulator.

The power MOSFET's threshold voltage, RDS(on), gate charge, capacitances and transconductance are important parameters for the stable operation of the linear regulator while the package of the power MOSFET determines the maximum power dissipation, and hence the maximum output current for the required input-to-output voltage drop. The power dissipation of the external MOSFET can be calculated from the simple formula:

$$P_{D(O)} = I_{LDO} \times (V_{IN} - V_{LDO})$$

Where PD(Q) is the power MOSFET power dissipation VIN is the LDO input voltage, VLDO is the LDO output voltage, ILDO is the LDO output load current.

<u>Table 10</u> shows the recommended power MOSFET types for the 34701 linear regulator, their typical power dissipation, and thermal resistance junction-to-case.

Table 10. Recommended Power MOSFETs

Part No.	Package	Typ. PD	RthJ-C
IRL2703S	D2PAK	2.0W	3.3°C/W
MTD20N03HDL	DPAK	1.75W*	1.67°C/W

**NOTE**: Freescale does not assume liability, endorse, or warrant components from external manufacturers referenced in figures or tables. Although Freescale offers component recommendations, it is the customer's responsibility to validate their application.

\*When mounted to an FR4 using 0.5 sq.in. drain pad size

The maximum power dissipation is limited by the maximum operating junction temperature TJmax. The allowed power dissipation in the given application can be calculated from the following expression:

$$P_{D(Q)max} \le \frac{T_{Jmax} - T_A}{R_{thJC} + R_{thCB} + R_{thBA}}$$

Where PD(Q)max is the power MOSFET maximum allowed dissipation,

TJmax is the power MOSFET maximum operating junction temperature,

T<sub>A</sub> is the ambient temperature,

RthJC is the power MOSFET thermal resistance junction-to-case,

RthCB is the thermal resistance case-to-board, RthBA is the thermal resistance board-to-ambient of the PC board.

# **PCB Layout Considerations**

As with any power application, the proper PCB layout plays a critical role in the overall power regulator performance. While good careful printed circuit board layout significantly improves regulation parameters and electromagnetic compatibility (EMC) performance of the switching regulator, poor layout practices can lead not only to significant degradation of regulation and EMC parameters, but even to total dysfunction of the whole regulator IC.

Extreme care should be taken when laying out the ground of the regulator circuit. In order to avoid any inductive or capacitive coupling of the switching regulator noise into the sensitive analog control circuits, the noisy power ground and the clean quiet signal ground should be well separated on the printed circuit board, and connected only at one connection point. The power routing should be made by heavy traces or areas of copper. The power path and its return should be placed, if possible, atop each other on the different lavers or opposite sides of the PC board. The switching regulator input and output capacitors should be physically placed very close to the power pins (VIN2, SW, PGND) of the 34701 switching regulator; and their ground pins, together with the 34701 power ground pins (PGND), should be connected by a single island of the power ground copper to create the "single-point" grounding. Figure 32 illustrates the 34701 switching regulator grounding concept. The bootstrap capacitor Cb should be tightly connected to the integrated circuit as well.




Figure 32. 34701 Buck Regulator Layout

The same guidelines as those for the layout of the main switching buck regulator should be applied to the layout of the low power auxiliary boost regulator and to some extent, the power path of the linear regulator.




Figure 33. Simplified Block Diagram and Basic Application





Figure 34. 34701 Typical Application Circuit


# **PACKAGE DIMENSIONS**

**Important:** For the most current package revision, visit <a href="www.freescale.com">www.freescale.com</a> and perform a "keyword" search for the "98A" number.



© FREESCALE SEMICONDUCTOR, INC. ALL RIGHTS RESERVED.	MECHANICA	L OUTLINE	PRINT VERSION NO	OT TO SCALE
TITLE:		DOCUMENT NO	): 98ARH99137A	REV: B
32LD SOIC W/B, 0.65	PITCH	CASE NUMBER	2: 1324–03	07 APR 2005
CASE OUTLINE		STANDARD: FF	REESCALE	

EW SUFFIX 32-PIN 98AARH99137A REVISION B



SECTION B-B

© FREESCALE SEMICONDUCTOR, INC. ALL RIGHTS RESERVED.	MECHANICA	L OUTLINE	PRINT VERSION NO	OT TO SCALE
TITLE:	DITOLI	DOCUMENT NO	): 98ARH99137A	REV: B
32LD SOIC W/B, 0.65	PITCH	CASE NUMBER	R: 1324–03	07 APR 2005
CASE OUTEINE		STANDARD: FR	REESCALE	

EW SUFFIX 32-PIN 98AARH99137A REVISION B

# **REVISION HISTORY**

REVISION	DATE	DESCRIPTION OF CHANGES
5.0	2/2006	Changed Document Order No.
6.0	2/2007	<ul> <li>Updated to the current Freescale form and style.</li> <li>Changed the status from Advance Information to Final.</li> <li>Added Peak Package Reflow Temperature During Reflow<sup>(2)</sup>, <sup>(3)</sup></li> <li>Added Notes <sup>(2)</sup> and <sup>(3)</sup></li> </ul>
7.0	8/2007	<ul> <li>Added MCZ34701EW/R2 to the ordering information</li> <li>Updated the 98ARH99137A package drawing to Rev. B</li> </ul>

#### How to Reach Us:

#### **Home Page:**

www.freescale.com

#### Web Support:

http://www.freescale.com/support

#### **USA/Europe or Locations Not Listed:**

Freescale Semiconductor, Inc.
Technical Information Center, EL516
2100 East Elliot Road
Tempe, Arizona 85284
+1-800-521-6274 or +1-480-768-2130
www.freescale.com/support

# Europe, Middle East, and Africa:

Freescale Halbleiter Deutschland GmbH Technical Information Center Schatzbogen 7 81829 Muenchen, Germany +44 1296 380 456 (English) +46 8 52200080 (English) +49 89 92103 559 (German) +33 1 69 35 48 48 (French) www.freescale.com/support

#### Japan:

Freescale Semiconductor Japan Ltd. Headquarters ARCO Tower 15F 1-8-1, Shimo-Meguro, Meguro-ku, Tokyo 153-0064 Japan 0120 191014 or +81 3 5437 9125 support.japan@freescale.com

#### Asia/Pacific:

Freescale Semiconductor Hong Kong Ltd. Technical Information Center 2 Dai King Street
Tai Po Industrial Estate
Tai Po, N.T., Hong Kong
+800 2666 8080
support.asia@freescale.com

# For Literature Requests Only:

Freescale Semiconductor Literature Distribution Center P.O. Box 5405
Denver, Colorado 80217
1-800-441-2447 or 303-675-2140
Fax: 303-675-2150
LDCForFreescaleSemiconductor@hibbertgroup.com

RoHS-compliant and/or Pb-free versions of Freescale products have the functionality and electrical characteristics of their non-RoHS-compliant and/or non-Pb-free counterparts. For further information, see <a href="http://www.freescale.com">http://www.freescale.com</a> or contact your Freescale sales representative.

For information on Freescale's Environmental Products program, go to http://www.freescale.com/epp.

Information in this document is provided solely to enable system and software implementers to use Freescale Semiconductor products. There are no express or implied copyright licenses granted hereunder to design or fabricate any integrated circuits or integrated circuits based on the information in this document.

Freescale Semiconductor reserves the right to make changes without further notice to any products herein. Freescale Semiconductor makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does Freescale Semiconductor assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation consequential or incidental damages. "Typical" parameters that may be provided in Freescale Semiconductor data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals", must be validated for each customer application by customer's technical experts. Freescale Semiconductor does not convey any license under its patent rights nor the rights of others. Freescale Semiconductor products are not designed, intended, or authorized for use as components in systems intended for surgical implant into the body, or other applications intended to support or sustain life, or for any other application in which the failure of the Freescale Semiconductor product could create a situation where personal injury or death may occur. Should Buyer purchase or use Freescale Semiconductor products for any such unintended or unauthorized application, Buyer shall indemnify and hold Freescale Semiconductor and its officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized use, even if such claim alleges that Freescale Semiconductor was negligent regarding the design or manufacture of the part.

Freescale<sup>™</sup> and the Freescale logo are trademarks of Freescale Semiconductor, Inc. All other product or service names are the property of their respective owners.

© Freescale Semiconductor, Inc., 2007. All rights reserved.

