

# CY8C21334, CY8C21534

# Automotive PSoC<sup>®</sup> Programmable System-on-Chip™

# **Features**

- AEC Qualified
- Powerful Harvard Architecture Processor
  - M8C Processor Speeds up to 24 MHz
  - □ Low Power at High Speed
  - □ 3.0V to 5.25V Operating Voltage
  - ☐ Automotive Temperature Range: -40°C to +85°C
- Advanced Peripherals (PSoC® Blocks)
  - □ 4 Analog Type "E" PSoC Blocks Provide:
    - 2 Comparators with DAC References
    - Up to 10-Bit Single or Dual, 24 Channel ADC
  - □ 4 Digital PSoC Blocks Provide:
    - 8 to 32-Bit Timers, Counters, and PWMs
    - · CRC and PRS Modules
    - Full- or Half-Duplex UART
    - · SPI Master or Slave
    - Connectable to All GPIO Pins
  - □ Complex Peripherals by Combining Blocks
    - Capacitive Sensing Application Capability
- Flexible On-Chip Memory
  - □ 8K Flash Program Storage
  - □ 512 Bytes SRAM Data Storage
  - □ In-System Serial Programming (ISSP)
  - □ Partial Flash Updates
  - □ Flexible Protection Modes
  - □ EEPROM Emulation in Flash

- Complete Development Tools
  - ☐ Free Development Software (PSoC Designer™)
- □ Full-Featured In-Circuit Emulator and Programmer
- □ Full Speed Emulation
- □ Complex Breakpoint Structure
- □ 128K Bytes Trace Memory
- Precision, Programmable Clocking
  - □ Internal ±5% 24 MHz Oscillator
  - □ Internal Low Speed, Low Power Oscillator for Watchdog and Sleep Functionality
  - Optional External Oscillator, up to 24 MHz
- Programmable Pin Configurations
  - 25 mA Sink, 10 mA Drive on All GPIO
  - Pull Up, Pull Down, High Z, Strong, or Open Drain Drive Modes on All GPIO
  - □ Analog Input on All GPIO
  - □ Configurable Interrupt on All GPIO
- Versatile Analog Mux
  - □ Common Internal Analog Bus
  - ☐ Simultaneous Connection of I/O Combinations
- Additional System Resources
  - □ I<sup>2</sup>C<sup>TM</sup> Master, Slave, or Multi-Master operation up to 400 kHz
  - □ Watchdog and Sleep Timers
- □ User-Configurable Low Voltage Detection
- □ Integrated Supervisory Circuit
- On-Chip Precision Voltage Reference

#### Logic Block Diagram PS<sub>0</sub>C CORE System Bus Global Digita Global Analog Interconnect SRAM SROM Flash 8k CPU Core Sleep and Watchdog Clock Sources (Includes IMO and ILO) ANALOG SYSTEM DIGITAL SYSTEM Analog Digital Block Block Array Array POR and LVD Interna Digital Clocks Analog Mux 12C Voltage Ref. Bystem Reset SYSTEM RESOURCES

Cypress Semiconductor Corporation
Document Number: 001-12550 Rev. \*C

198 Champion Court

San Jose, CA 95134-1709

• 408-943-2600

Revised June 04, 2009



### **PSoC Functional Overview**

The PSoC family consists of many devices with On-Chip Controllers. These devices are designed to replace multiple traditional MCU-based system components with one, low cost single-chip programmable component. A PSoC device includes configurable blocks of analog and digital logic, and programmable interconnect. This architecture allows the user to create customized peripheral configurations, to match the requirements of each individual application. Additionally, a fast CPU, Flash program memory, SRAM data memory, and configurable I/O are included in a range of convenient pinouts.

The PSoC architecture, as illustrated in the "Logic Block Diagram" on page 1, comprises of four main areas: the Core, the System Resources, the Digital System, and the Analog System. Configurable global bus resources allow all the device resources to be combined into a complete custom system. Each CY8C21x34 PSoC device includes four digital blocks and four analog blocks. Depending on the PSoC package, up to 24 general purpose I/O (GPIO) are also included. The GPIO provide access to the global digital and analog interconnects.

### The PSoC Core

The PSoC Core is a powerful engine that supports a rich instruction set. It encompasses SRAM for data storage, an interrupt controller, sleep and watchdog timers, and an IMO (internal main oscillator) and ILO (internal low speed oscillator). The CPU core, called the M8C, is a powerful processor with speeds up to 24 MHz. The M8C is a four MIPS 8-bit Harvard architecture microprocessor.

System Resources provide additional capability, such as digital clocks for increased flexibility, I<sup>2</sup>C functionality for implementing an I<sup>2</sup>C master, slave, or multi-master, an internal voltage reference that provides an absolute value of 1.3V to a number of PSoC subsystems, and various system resets supported by the M8C.

The Digital System is composed of an array of digital PSoC blocks, which can be configured into any number of digital peripherals. The digital blocks can be connected to the GPIO through a series of global buses that can route any signal to any pin. This frees designs from the constraints of a fixed peripheral controller.

The Analog System is composed of four analog PSoC blocks, supporting comparators and analog-to-digital conversion with up to 10 bits of precision.


### The Digital System

The Digital System is composed of four digital PSoC blocks. Each block is an 8-bit resource that can be used alone or combined with other blocks to form 8, 16, 24, and 32-bit peripherals, which are called user modules. Digital peripheral configurations include those listed.

- PWMs (8 to 32 bit)
- PWMs with Dead Band (8 to 24 bit)
- Counters (8 to 32 bit)
- Timers (8 to 32 bit)
- Full or Half-Duplex 8-bit UART with selectable parity
- SPI master and slave
- I<sup>2</sup>C master, slave, or multi-master
- Cyclical Redundancy Checker/Generator (16 bit)
- IrDA
- Pseudo Random Sequence Generators (8 to 32 bit)

The digital blocks can be connected to any GPIO through a series of global buses that can route any signal to any pin. The buses also allow for signal multiplexing and for performing logic operations. This configurability frees your designs from the constraints of a fixed peripheral controller.

Figure 1. Digital System Block Diagram



Digital blocks are provided in rows of four, where the number of blocks varies by PSoC device family. This allows you the optimum choice of system resources for your application. Family resources are shown in Table 1 on page 4.




# The Analog System

The Analog System is composed of four configurable blocks, allowing the creation of complex analog signal flows. Analog peripherals are very flexible and can be customized to support specific application requirements. Some of the common PSoC analog functions for this device (most available as user modules) are listed.

- Analog-to-digital converters (single or dual, with up to 10-bit resolution)
- Pin-to-pin comparator
- Single-ended comparators (up to 2) with absolute (1.3V) reference or 8-bit DAC reference
- 1.3V reference (as a System Resource)

In most PSoC devices, analog blocks are provided in columns of three, which includes one CT (Continuous Time) and two SC (Switched Capacitor) blocks. The CY8C21x34 devices provide limited functionality Type "E" analog blocks. Each column contains one CT Type E block and one SC Type E block. Refer to the *PSoC Programmable System-on-Chip<sup>TM</sup> Technical Reference Manual* for detailed information on the CY8C21x34's Type E analog blocks.

Figure 2. Analog System Block Diagram



### The Analog Multiplexer System

The Analog Mux Bus can connect to every GPIO pin. Pins can be connected to the bus individually or in any combination. The bus also connects to the analog system for analysis with comparators and analog-to-digital converters. An additional 8:1 analog input multiplexer provides a second path to bring Port 0 pins to the analog array.

Switch control logic enables selected pins to precharge continuously under hardware control. This enables capacitive measurement for applications such as touch sensing. Other multiplexer applications include:

- Track pad, finger sensing.
- Chip-wide mux that allows analog input from any I/O pin.
- Crosspoint connection between any I/O pin combination.

# **Additional System Resources**

System Resources, some of which have been previously listed, provide additional capability useful for complete systems. Brief statements describing the merits of each system resource are presented.

- Digital clock dividers provide three customizable clock frequencies for use in applications. The clocks can be routed to both the digital and analog systems. Additional clocks can be generated using digital PSoC blocks as clock dividers.
- The I<sup>2</sup>C module provides 0 to 400 kHz communication over two wires. Slave, master, and multi-master modes are all supported.
- Low Voltage Detection (LVD) interrupts can signal the application of falling voltage levels, while the advanced POR (Power On Reset) circuit eliminates the need for a system supervisor.
- An internal 1.3V voltage reference provides an absolute reference for the analog system, including ADCs and DACs.
- Versatile analog multiplexer system.



# **PSoC Device Characteristics**

Depending on your PSoC device characteristics, the digital and analog systems can have a varying number of digital and analog blocks. The following table lists the resources available for specific PSoC device groups. The PSoC device covered by this data sheet is highlighted in Table 1

**Table 1. PSoC Device Characteristics** 

PSoC Part Number	Digital I/O	Digital Rows	Digital Blocks	Analog Inputs	Analog Outputs	Analog Columns	Analog Blocks	SRAM Size	Flash Size
CY8C29x66 <sup>[1]</sup>	up to 64	4	16	12	4	4	12	2K	32K
CY8C27x43	up to 44	2	8	12	4	4	12	256 Bytes	16K
CY8C24x94	64	1	4	48	2	2	6	1K	16K
CY8C24x23A <sup>[1]</sup>	up to 24	1	4	12	2	2	6	256 Bytes	4K
CY8C23x33	up to	1	4	12	2	2	4	256 Bytes	8K
CY8C21x34 <sup>[1]</sup>	up to 28	1	4	28	0	2	4 <sup>[2]</sup>	512 Bytes	8K
CY8C21x23	16	1	4	8	0	2	4 <sup>[2]</sup>	256 Bytes	4K
CY8C20x34	up to 28	0	0	28	0	0	3 <sup>[2, 3]</sup>	512 Bytes	8K

# **Getting Started**

The quickest way to understand PSoC silicon is to read this data sheet and then use the PSoC Designer Integrated Development Environment (IDE). This data sheet is an overview of the PSoC integrated circuit and presents specific pin, register, and electrical specifications.

For in depth information, along with detailed programming details, see the PSoC® Programmable System-on-Chip Technical Reference Manual for CY8C21x34 PSoC devices.

For up-to-date ordering, packaging, and electrical specification information, see the latest PSoC device data sheets on the web at www.cypress.com/psoc.

# **Application Notes**

Application notes are an excellent introduction to the wide variety of possible PSoC designs. They are located here: www.cypress.com/psoc. Select Application Notes under the Documentation tab.

# **Development Kits**

PSoC Development Kits are available online from Cypress at www.cypress.com/shop and through a growing number of regional and global distributors, which include Arrow, Avnet, Digi-Key, Farnell, Future Electronics, and Newark.

#### **Training**

Free PSoC technical training (on demand, webinars, and workshops) is available online at <a href="https://www.cypress.com/training">www.cypress.com/training</a>. The training covers a wide variety of topics and skill levels to assist you in your designs.

# **CYPros Consultants**

Certified PSoC Consultants offer everything from technical assistance to completed PSoC designs. To contact or become a PSoC Consultant go to www.cypress.com/cypros.

# **Solutions Library**

Visit our growing library of solution focused designs at www.cypress.com/solutions. Here you can find various application designs that include firmware and hardware design files that enable you to complete your designs quickly.

#### **Technical Support**

For assistance with technical issues, search KnowledgeBase articles and forums at <a href="https://www.cypress.com/support">www.cypress.com/support</a>. If you cannot find an answer to your question, call technical support at 1-800-541-4736.

#### Notes

- 1. Automotive qualified devices available in this group.
- Limited analog functionality.
- Two analog blocks and one CapSense™ block.



# **Development Tools**

PSoC Designer is a Microsoft® Windows-based, integrated development environment for the Programmable System-on-Chip (PSoC) devices. The PSoC Designer IDE runs on Windows XP or Windows Vista.

This system provides design database management by project, an integrated debugger with In-Circuit Emulator, in-system programming support, and built-in support for third-party assemblers and C compilers.

PSoC Designer also supports C language compilers developed specifically for the devices in the PSoC family.

### **PSoC Designer Software Subsystems**

### System-Level View

A drag-and-drop visual embedded system design environment based on PSoC Express. In the system level view you create a model of your system inputs, outputs, and communication interfaces. You define when and how an output device changes state based upon any or all other system devices. Based upon the design, PSoC Designer automatically selects one or more PSoC On-Chip Controllers that match your system requirements.

PSoC Designer generates all embedded code, then compiles and links it into a programming file for a specific PSoC device.

#### Chip-Level View

The chip-level view is a more traditional integrated development environment (IDE) based on PSoC Designer 4.4. Choose a base device to work with and then select different onboard analog and digital components called user modules that use the PSoC blocks. Examples of user modules are ADCs, DACs, Amplifiers, and Filters. Configure the user modules for your chosen application and connect them to each other and to the proper pins. Then generate your project. This prepopulates your project with APIs and libraries that you can use to program your application.

The device editor also supports easy development of multiple configurations and dynamic reconfiguration. Dynamic configuration allows for changing configurations at run time.

# Hybrid Designs

You can begin in the system-level view, allow it to choose and configure your user modules, routing, and generate code, then switch to the chip-level view to gain complete control over on-chip resources. All views of the project share a common code editor, builder, and common debug, emulation, and programming tools.

#### Code Generation Tools

PSoC Designer supports multiple third party C compilers and assemblers. The code generation tools work seamlessly within the PSoC Designer interface and have been tested with a full range of debugging tools. The choice is yours.

**Assemblers.** The assemblers allow assembly code to merge seamlessly with C code. Link libraries automatically use absolute addressing or are compiled in relative mode, and linked with other software modules to get absolute addressing.

**C Language Compilers.** C language compilers are available that support the PSoC family of devices. The products allow you to create complete C programs for the PSoC family devices.

The optimizing C compilers provide all the features of C tailored to the PSoC architecture. They come complete with embedded libraries providing port and bus operations, standard keypad and display support, and extended math functionality.

#### Debugger

The PSoC Designer Debugger subsystem provides hardware in-circuit emulation, allowing you to test the program in a physical system while providing an internal view of the PSoC device. Debugger commands allow the designer to read and program and read and write data memory, read and write I/O registers, read and write CPU registers, set and clear breakpoints, and provide program run, halt, and step control. The debugger also allows the designer to create a trace buffer of registers and memory locations of interest.

## Online Help System

The online help system displays online, context-sensitive help for the user. Designed for procedural and quick reference, each functional subsystem has its own context-sensitive help. This system also provides tutorials and links to FAQs and an Online Support Forum to aid the designer in getting started.

#### **In-Circuit Emulator**

A low cost, high functionality ICE (In-Circuit Emulator) is available for development support. This hardware has the capability to program single devices.

The emulator consists of a base unit that connects to the PC by way of a USB port. The base unit is universal and operates with all PSoC devices. Emulation pods for each device family are available separately. The emulation pod takes the place of the PSoC device in the target board and performs full speed (24 MHz) operation.



# Designing with PSoC Designer

The development process for the PSoC device differs from that of a traditional fixed function microprocessor. The configurable analog and digital hardware blocks give the PSoC architecture a unique flexibility that pays dividends in managing specification change during development and by lowering inventory costs. These configurable resources, called PSoC Blocks, have the ability to implement a wide variety of user-selectable functions.

The PSoC development process can be summarized in the following four steps:

- 1. Select components
- 2. Configure components
- 3. Organize and Connect
- 4. Generate, Verify, and Debug

# Select Components

Both the system-level and chip-level views provide a library of prebuilt, pretested hardware peripheral components. In the system-level view, these components are called "drivers" and correspond to inputs (a thermistor, for example), outputs (a brushless DC fan, for example), communication interfaces (I<sup>2</sup>C-bus, for example), and the logic to control how they interact with one another (called valuators).

In the chip-level view, the components are called "user modules". User modules make selecting and implementing peripheral devices simple, and come in analog, digital, and mixed signal varieties.

### **Configure Components**

Each of the components you select establishes the basic register settings that implement the selected function. They also provide parameters and properties that allow you to tailor their precise configuration to your particular application. For example, a Pulse Width Modulator (PWM) User Module configures one or more digital PSoC blocks, one for each 8 bits of resolution. The user module parameters permit you to establish the pulse width and duty cycle. Configure the parameters and properties to correspond to your chosen application. Enter values directly or by selecting values from drop-down menus.

Both the system-level drivers and chip-level user modules are documented in data sheets that are viewed directly in the PSoC Designer. These data sheets explain the internal operation of the component and provide performance specifications. Each data sheet describes the use of each user module parameter or driver property, and other information you may need to successfully implement your design.

### **Organize and Connect**

You can build signal chains at the chip level by interconnecting user modules to each other and the I/O pins, or connect system level inputs, outputs, and communication interfaces to each other with valuator functions.

In the system-level view, selecting a potentiometer driver to control a variable speed fan driver and setting up the valuators to control the fan speed based on input from the pot selects, places, routes, and configures a programmable gain amplifier (PGA) to buffer the input from the potentiometer, an analog to digital converter (ADC) to convert the potentiometer's output to a digital signal, and a PWM to control the fan.

In the chip-level view, perform the selection, configuration, and routing so that you have complete control over the use of all on-chip resources.

### Generate, Verify, and Debug

When you are ready to test the hardware configuration or move on to developing code for the project, perform the "Generate Application" step. This causes PSoC Designer to generate source code that automatically configures the device to your specification and provides the software for the system.

Both system-level and chip-level designs generate software based on your design. The chip-level design provides application programming interfaces (APIs) with high level functions to control and respond to hardware events at run-time and interrupt service routines that you can adapt as needed. The system-level design also generates a C main() program that completely controls the chosen application and contains placeholders for custom code at strategic positions allowing you to further refine the software without disrupting the generated code.

A complete code development environment allows you to develop and customize your applications in C, assembly language, or both.

The last step in the development process takes place inside the PSoC Designer's Debugger subsystem. The Debugger downloads the HEX image to the In-Circuit Emulator (ICE) where it runs at full speed. Debugger capabilities rival those of systems costing many times more. In addition to traditional single-step, run-to-breakpoint and watch-variable features, the Debugger provides a large trace buffer and allows you define complex breakpoint events that include monitoring address and data bus values, memory locations and external signals.



# **Document Conventions**

# **Acronyms Used**

The following table lists the acronyms that are used in this document.

Acronym	Description
AC	alternating current
ADC	analog-to-digital converter
API	application programming interface
CPU	central processing unit
CT	continuous time
DAC	digital-to-analog converter
DC	direct current
ECO	external crystal oscillator
EEPROM	electrically erasable programmable read-only memory
FSR	full scale range
GPIO	general purpose I/O
GUI	graphical user interface
HBM	human body model
ICE	in-circuit emulator
ILO	internal low speed oscillator
IMO	internal main oscillator
I/O	input/output
IPOR	imprecise power on reset
LSb	least-significant bit
LVD	low voltage detect
MSb	most-significant bit
PC	program counter
PLL	phase-locked loop
POR	power on reset
PPOR	precision power on reset
PSoC	Programmable System-on-Chip™
PWM	pulse width modulator
SC	switched capacitor
SRAM	static random access memory

# **Units of Measure**

A units of measure table is located in the Electrical Specifications section. Table 6 on page 13 lists all the abbreviations used to measure the PSoC devices.

# **Numeric Naming**

Hexadecimal numbers are represented with all letters in uppercase with an appended lowercase 'h' (for example, '14h' or '3Ah'). Hexadecimal numbers may also be represented by a '0x' prefix, the C coding convention. Binary numbers have an appended lowercase 'b' (for example, '01010100b' or '01000011b'). Numbers not indicated by an 'h', 'b', or '0x' are decimal.

Page 7 of 30



# **Pinouts**


The CY8C21x34 PSoC device is available in a variety of packages which are listed and illustrated in the following tables. Every port pin (labeled with a "P") is capable of Digital I/O and connection to the common analog bus. However, Vss, Vdd, and XRES are not capable of Digital I/O.

### **20-Pin Part Pinout**

Table 2. 20-Pin Part Pinout (SSOP)

Pin			Name	Description
No.	Digital	Analog	Name	Description
1	I/O	I, M	P0[7]	Analog column mux input.
2	I/O	I, M	P0[5]	Analog column mux input.
3	I/O	I, M	P0[3]	Analog column mux input, C <sub>MOD</sub> capacitor pin.
4	I/O	I, M	P0[1]	Analog column mux input, C <sub>MOD</sub> capacitor pin.
5	Po	wer	Vss	Ground connection.
6	I/O	М	P1[7]	I <sup>2</sup> C Serial Clock (SCL).
7	I/O	М	P1[5]	I <sup>2</sup> C Serial Data (SDA).
8	I/O	М	P1[3]	
9	I/O	М	P1[1]	I <sup>2</sup> C Serial Clock (SCL), ISSP-SCLK <sup>[4]</sup> .
10	Po	wer	Vss	Ground connection.
11	I/O	М	P1[0]	I <sup>2</sup> C Serial Data (SDA), ISSP-SDATA <sup>[4]</sup> .
12	I/O	М	P1[2]	
13	I/O	М	P1[4]	Optional External Clock Input (EXTCLK).
14	I/O	М	P1[6]	
15	Inį	out	XRES	Active high external reset with internal pull down.
16	I/O	I, M	P0[0]	Analog column mux input.
17	I/O	I, M	P0[2]	Analog column mux input.
18	I/O	I, M	P0[4]	Analog column mux input.
19	I/O	I, M	P0[6]	Analog column mux input.
20	0 Power Vdd		Vdd	Supply voltage.

Figure 3. CY8C21334 20-Pin PSoC Device



**LEGEND** A = Analog, I = Input, O = Output, and M = Analog Mux Input.

#### Note

<sup>4.</sup> These are the ISSP pins, which are not High Z when coming out of POR (Power On Reset). See the PSoC Technical Reference Manual for details.




# 28-Pin Part Pinout

Table 3. 28-Pin Part Pinout (SSOP)

Pin			Name	Description
No.	Digital	Analog	Name	Description
1	I/O	I, M	P0[7]	Analog column mux input.
2	I/O	I, M	P0[5]	Analog column mux input.
3	I/O	I, M	P0[3]	Analog column mux input, C <sub>MOD</sub> capacitor pin.
4	I/O	I, M	P0[1]	Analog column mux input, C <sub>MOD</sub> capacitor pin.
5	I/O	М	P2[7]	
6	I/O	М	P2[5]	
7	I/O	М	P2[3]	
8	I/O	М	P2[1]	
9	Pov	wer	Vss	Ground connection.
10	I/O	М	P1[7]	I <sup>2</sup> C Serial Clock (SCL).
11	I/O	М	P1[5]	I <sup>2</sup> C Serial Data (SDA).
12	I/O	М	P1[3]	
13	I/O	М	P1[1]	I <sup>2</sup> C Serial Clock (SCL), ISSP-SCLK <sup>[4]</sup> .
14	Power Vs		Vss	Ground connection.
15	I/O	М	P1[0]	I <sup>2</sup> C Serial Data (SDA), ISSP-SDATA <sup>[4]</sup> .
16	I/O	М	P1[2]	
17	I/O	М	P1[4]	Optional External Clock Input (EXTCLK).
18	I/O	М	P1[6]	
19	Inp	out	XRES	Active high external reset with internal pull down.
20	I/O	М	P2[0]	
21	I/O	М	P2[2]	
22	I/O	М	P2[4]	
23	I/O	М	P2[6]	
24	I/O	I, M	P0[0]	Analog column mux input.
25	I/O	I, M	P0[2]	Analog column mux input.
26	I/O	I, M	P0[4]	Analog column mux input
27	I/O	I, M	P0[6]	Analog column mux input.
28	Pov	wer	Vdd	Supply voltage.

**LEGEND** A = Analog, I = Input, O = Output, and M = Analog Mux Input.

Figure 4. CY8C21534 28-Pin PSoC Device





# Registers

# **Register Conventions**

This section lists the registers of the CY8C21x34 PSoC device. For detailed register information, reference the *PSoC Technical Reference Manual*.

The register conventions specific to this section are listed in the following table.

Convention	Description
R	Read register or bit(s)
W	Write register or bit(s)
L	Logical register or bit(s)
С	Clearable register or bit(s)
#	Access is bit specific

# **Register Mapping Tables**

The PSoC device has a total register address space of 512 bytes. The register space is referred to as I/O space and is divided into two banks. The XIO bit in the Flag register (CPU\_F) determines which bank the user is currently in. When the XIO bit is set the user is in Bank 1.

**Note** In the following register mapping tables, blank fields are Reserved and must not be accessed.

Page 10 of 30



Name	ister Map 0 T Addr (0,Hex)		Name	Addr (0,Hex)	Access	Name	Addr (0,Hex)	Access	Name	Addr (0,Hex)	Access
PRT0DR	00	RW	Hame	40	Access	ASE10CR0	80	RW	Hame	C0	Access
PRT0IE	01	RW		41		AGETOCIKO	81	1744		C1	
PRT0GS	02	RW		42			82			C2	
PRT0DM2	03	RW		43			83			C3	
PRT1DR	04	RW		44		ASE11CR0	84	RW		C4	
PRT1IE	05	RW		45		AGETTORO	85	1744		C5	
PRT1GS	06	RW		46			86			C6	
PRT1DM2	06	RW		47			87			C6	
PRT2DR	07	RW		48			88			C8	
PRT2IE	09	RW		49			89			C9	
PRT2GS	09 0A	RW								CA CA	
PRT2DM2				4A			8A				
PR12DM2	0B	RW		4B			8B			СВ	
	0C			4C			8C			CC	
	0D			4D			8D			CD	
	0E			4E			8E			CE	
	0F			4F			8F			CF	
	10			50			90		CUR_PP	D0	RW
	11			51			91		STK_PP	D1	RW
	12			52			92			D2	
	13			53			93		IDX_PP	D3	RW
	14			54			94		MVR_PP	D4	RW
	15			55			95		MVW_PP	D5	RW
	16			56			96		I2C_CFG	D6	RW
	17			57			97		I2C_SCR	D7	#
	18			58			98		I2C_DR	D8	RW
	19			59			99		I2C_MSCR	D9	#
	1A			5A			9A		INT_CLR0	DA	RW
	1B			5B			9B		INT_CLR1	DB	RW
	1C			5C			9C			DC	
	1D			5D			9D		INT_CLR3	DD	RW
	1E			5E			9E		INT_MSK3	DE	RW
	1F			5F			9F			DF	
DBB00DR0	20	#	AMX_IN	60	RW		A0		INT_MSK0	E0	RW
DBB00DR1	21	W	AMUX_CFG	61	RW		A1		INT_MSK1	E1	RW
DBB00DR2	22	RW	PWM_CR	62	RW		A2		INT_VC	E2	RC
DBB00CR0	23	#		63			A3		RES_WDT	E3	W
DBB01DR0	24	#	CMP_CR0	64	#		A4			E4	
DBB01DR1	25	W	_	65			A5			E5	
DBB01DR2	26	RW	CMP_CR1	66	RW		A6		DEC_CR0	E6	RW
DBB01CR0	27	#		67			A7		DEC_CR1	E7	RW
DCB02DR0	28	#	ADC0_CR	68	#		A8			E8	
DCB02DR1	29	W	ADC1 CR	69	#		A9			E9	
DCB02DR2	2A	RW	7.501_011	6A			AA			EA	
DCB02CR0	2B	#		6B			AB			EB	
DCB02CR0 DCB03DR0	2C	#	TMP_DR0	6C	RW		AC			EC	
DCB03DR0	2D	W	TMP_DR1	6D	RW		AD			ED	
DCB03DR1	2E	RW	TMP_DR2	6E	RW		AE		1	EE	
DCB03DR2 DCB03CR0	2F	#	TMP_DR3	6F	RW		AF		1	EF	
POPOSOKO	30		LIVII _DICO	70	IZVV	RDI0RI	B0	RW		F0	
	31	<del>                                     </del>	1	71		RDIOSYN	B1	RW		F1	
		<del>                                     </del>	ACE00CR1		RW	RDI0SYN	B1 B2				
	32	<del>                                     </del>		72		RDI0LT0		RW		F2	
	33 34	1	ACE00CR2	73 74	RW	RDI0LT0	B3 B4	RW RW		F3 F4	
		1	-	75		RDI0RO0	B4 B5	RW		F4 F5	
	35	-	ACEO4CD4		DW						
	36		ACE01CR1	76	RW	RDI0RO1	B6	RW	CDU E	F6	D:
	37	<del>                                     </del>	ACE01CR2	77	RW		B7		CPU_F	F7	RL
	38	ļ		78			B8			F8	
	39			79			B9			F9	
	3A			7A			BA			FA	
	3B			7B			BB			FB	
	3C			7C			BC			FC	
	3D			7D			BD		DAC_D	FD	RW
	3E			7E			BE		CPU_SCR1	FE	#
	3F			7F			BF		CPU_SCR0	FF	#

Blank fields are Reserved and must not be accessed.

# Access is bit specific.



Table 5. Register Map 1 Table: Configuration Space

Name	Addr (1,Hex)	Access	Name	Addr (1,Hex)	Access	Name	Addr (1,Hex)	Access	Name	Addr (1,Hex)	Access
PRT0DM0	00	RW		40		ASE10CR0	80	RW		C0	
PRT0DM1	01	RW		41			81			C1	
PRT0IC0	02	RW		42			82			C2	
PRT0IC1	03	RW		43			83			C3	
PRT1DM0	04	RW		44		ASE11CR0	84	RW		C4	
PRT1DM1	05	RW		45			85			C5	
PRT1IC0	06	RW		46			86			C6	
PRT1IC1	07	RW		47			87			C7	
PRT2DM0	08	RW		48			88			C8	
PRT2DM1	09	RW		49			89			C9	
PRT2IC0	09 0A	RW		4A			8A			CA	
PRT2IC1	0A 0B	RW		4A 4B			8B			CB	
PRIZICI	OB OC	KVV		4C			8C			CC	
	0C 0D						8D			CD	
				4D						CE	
	0E			4E			8E				
	0F			4F			8F		001 0 111	CF	D)A/
	10			50			90		GDI_O_IN	D0	RW
	11			51			91		GDI_E_IN	D1	RW
	12			52			92		GDI_O_OU	D2	RW
	13			53			93		GDI_E_OU	D3	RW
	14			54			94			D4	
	15			55			95			D5	
	16			56			96			D6	
	17			57			97			D7	
	18			58			98		MUX_CR0	D8	RW
	19			59			99		MUX_CR1	D9	RW
	1A			5A			9A		MUX_CR2	DA	RW
	1B			5B			9B		MUX_CR3	DB	RW
	1C			5C			9C			DC	
	1D			5D			9D		OSC_GO_EN	DD	RW
	1E			5E			9E		OSC_CR4	DE	RW
	1F			5F			9F		OSC_CR3	DF	RW
DBB00FN	20	RW	CLK_CR0	60	RW		A0		OSC_CR0	E0	RW
DBB00IN	21	RW	CLK_CR1	61	RW		A1		OSC_CR1	E1	RW
DBB00OU	22	RW	ABF_CR0	62	RW		A2		OSC_CR2	E2	RW
	23		AMD_CR0	63	RW		A3		VLT_CR	E3	RW
DBB01FN	24	RW	CMP_GO_EN	64	RW		A4		VLT_CMP	E4	R
DBB01IN	25	RW		65			A5		ADC0_TR	E5	RW
DBB01OU	26	RW	AMD_CR1	66	RW		A6		ADC1_TR	E6	RW
	27		ALT_CR0	67	RW		A7			E7	
DCB02FN	28	RW		68			A8		IMO_TR	E8	W
DCB02IN	29	RW		69			A9		ILO_TR	E9	W
DCB02OU	2A	RW		6A			AA		BDG_TR	EA	RW
DODOZOO	2B	1,,,,	CLK_CR3	6B	RW		AB		ECO_TR	EB	W
DCB03FN	2C	RW	TMP DR0	6C	RW		AC			EC	**
DCB03IN	2D	RW	TMP_DR1	6D	RW		AD			ED	
DCB03OU	2E	RW	TMP_DR2	6E	RW		AE			EE	
DCD0300	2F	IXVV	TMP_DR3	6F	RW		AF			EF	
	30		TIVIF_DIX3	70	IXVV	RDI0RI	B0	RW		F0	
	31			71		RDI0SYN	B1	RW		F1	
			ACEOOCD4		DW						
	32		ACE00CR1	72	RW	RDI0IS	B2	RW		F2	
	33		ACE00CR2	73	RW	RDIOLT0	B3	RW		F3	
	34		<del> </del>	74		RDIOLT1	B4	RW		F4	
	35		ACE040D4	75 76	DIA	RDI0RO0	B5	RW		F5	
	36		ACE01CR1	76	RW	RDI0RO1	B6	RW	ODU. F	F6	Ľ.
	37		ACE01CR2	77	RW		B7		CPU_F	F7	RL
	38			78			B8			F8	
	39		<b>!</b>	79			B9			F9	
	3A		I	7A			BA			FA	
	3B			7B			BB			FB	
	3C			7C			BC			FC	
	3D			7D			BD		DAC_CR	FD	RW
	3E			7E			BE		CPU_SCR1	FE	#
	3F			7F			BF		CPU_SCR0	FF	#

Blank fields are Reserved and must not be accessed.

# Access is bit specific.



# **Electrical Specifications**

This section presents the DC and AC electrical specifications of the CY8C21x34 PSoC device. For the most up to date electrical specifications, confirm that you have the most recent data sheet by going to the web at <a href="http://www.cypress.com/psoc">http://www.cypress.com/psoc</a>.

Specifications are valid for  $-40^{\circ}\text{C} \leq T_{A} \leq 85^{\circ}\text{C}$  and  $T_{J} \leq 100^{\circ}\text{C}$  as specified, except where noted. Refer to Table 15 on page 19 for the electrical specifications on the internal main oscillator (IMO) using SLIMO mode.

Figure 5. Voltage versus CPU Frequency





Figure 6. IMO Frequency Trim Options



The following table lists the units of measure that are used in this document.

Table 6. Units of Measure

Symbol	Unit of Measure	Symbol	Unit of Measure
°C	degree Celsius	μVrms	microvolts root-mean-square
dB	decibels	μW	microwatts
fF	femto farad	mA	milli-ampere
Hz	hertz	ms	milli-second
KB	1024 bytes	mV	milli-volts
Kbit	1024 bits	nA	nanoampere
kHz	kilohertz	ns	nanosecond
kΩ	kilohm	nV	nanovolts
Mbaud	megabaud	Ω	ohm
Mbps	megabits per second	pА	picoampere
MHz	megahertz	pF	picofarad
MΩ	megaohm	pp	peak-to-peak
μΑ	microampere	ppm	parts per million
μF	microfarad	ps	picosecond
μН	microhenry	sps	samples per second
μS	microsecond	σ	sigma: one standard deviation
μV	microvolts	V	volts



# **Absolute Maximum Ratings**

Symbol	Description	Min	Тур	Max	Units	Notes
T <sub>STG</sub>	Storage Temperature	<b>-</b> 55	25	+100	°C	Higher storage temperatures reduce data retention time. Recommended storage temperature is +25°C ± 25°C. Extended duration storage temperatures above 65°C degrades reliability.
T <sub>A</sub>	Ambient Temperature with Power Applied	-40	_	+85	°C	
Vdd	Supply Voltage on Vdd Relative to Vss	-0.5	_	+6.0	V	
V <sub>IO</sub>	DC Input Voltage	Vss – 0.5	_	Vdd + 0.5	V	
V <sub>IOZ</sub>	DC Voltage Applied to Tri-state	Vss – 0.5	_	Vdd + 0.5	V	
I <sub>MIO</sub>	Maximum Current into any Port Pin	-25	_	+50	mA	
ESD	Electro Static Discharge Voltage	2000	_	_	V	Human Body Model ESD.
LU	Latch Up Current	_	_	200	mA	

# **Operating Temperature**

Symbol	Description	Min	Тур	Max	Units	Notes
T <sub>A</sub>	Ambient Temperature	-40	_	+85	°C	
Т	Junction Temperature	-40	-	+100	°C	The temperature rise from ambient to junction is package specific. See Thermal Impedances on page 26. The user must limit the power consumption to comply with this requirement.



# **DC Electrical Characteristics**

# DC Chip Level Specifications

The following table lists guaranteed maximum and minimum specifications for the voltage and temperature ranges: 4.75V to 5.25V and  $-40^{\circ}C \le T_A \le 85^{\circ}C$  or 3.0V to 3.6V and  $-40^{\circ}C \le T_A \le 85^{\circ}C$ , respectively. Typical parameters apply to 5V or 3.3V at  $25^{\circ}C$  and are for design guidance only.

Table 7. DC Chip Level Specifications

Symbol	Description	Min	Тур	Max	Units	Notes
Vdd	Supply Voltage	3.0	_	5.25	V	See table titled DC POR and LVD Specifications on page 17.
I <sub>DD</sub>	Supply Current, IMO = 24 MHz	_	4	6	mA	Conditions are Vdd = 5.25V, CPU = 3 MHz, 48 MHz disabled. VC1 = 1.5 MHz, VC2 = 93.75 kHz, VC3 = 0.366 kHz.
I <sub>DD3</sub>	Supply Current, IMO = 6 MHz using SLIMO Mode	_	2	4	mA	Conditions are Vdd = 3.3V, CPU = 3 MHz, 48 MHz disabled. VC1 = 375 kHz, VC2 = 23.4 kHz, VC3 = 0.091 kHz.
I <sub>SB1</sub>	Sleep (Mode) Current with POR, LVD, Sleep Timer, WDT, and Internal Slow Oscillator Active	_	2.8	7	μА	$Vdd = 3.3V, -40^{\circ}C \le T_{A} \le 85^{\circ}C.$
I <sub>SB2</sub>	Sleep (Mode) Current with POR, LVD, Sleep Timer, WDT, and Internal Slow Oscillator Active	_	5	15	μА	$Vdd = 5.25V, -40^{\circ}C \le T_{A} \le 85^{\circ}C.$
$V_{REF}$	Reference Voltage (Bandgap)	1.28	1.30	1.32	V	Trimmed for appropriate Vdd range.

# DC General Purpose I/O Specifications

The following table lists guaranteed maximum and minimum specifications for the voltage and temperature ranges: 4.75V to 5.25V and  $-40^{\circ}\text{C} \leq \text{T}_{\text{A}} \leq 85^{\circ}\text{C}$  or 3.0V to 3.6V and  $-40^{\circ}\text{C} \leq \text{T}_{\text{A}} \leq 85^{\circ}\text{C}$ , respectively. Typical parameters apply to 5V or 3.3V at 25°C and are for design guidance only.

Table 8. DC GPIO Specifications

Symbol	Description	Min	Тур	Max	Units	Notes
R <sub>PU</sub>	Pull Up Resistor	4	5.6	8	kΩ	
R <sub>PD</sub>	Pull Down Resistor	4	5.6	8	kΩ	
V <sub>OH</sub>	High Output Level	Vdd- 1.0	-	-	V	IOH = 10 mA, Vdd = 4.75 to 5.25V (8 total loads, 4 on even port pins (for example, P0[2], P1[4]), 4 on odd port pins (for example, P0[3], P1[5])).
V <sub>OL</sub>	Low Output Level	_	-	0.75	V	IOL = 25 mA, Vdd = 4.75 to 5.25V (8 total loads, 4 on even port pins (for example, P0[2], P1[4]), 4 on odd port pins (for example, P0[3], P1[5])).
V <sub>IL</sub>	Input Low Level	_	_	0.8	V	
V <sub>IH</sub>	Input High Level	2.1	_		V	
V <sub>H</sub>	Input Hysteresis	_	60	_	mV	
I <sub>IL</sub>	Input Leakage (Absolute Value)	_	1	_	nA	Gross tested to 1 μA.
C <sub>IN</sub>	Capacitive Load on Pins as Input	_	3.5	10	pF	Package and pin dependent. Temp = 25°C.
C <sub>OUT</sub>	Capacitive Load on Pins as Output	_	3.5	10	pF	Package and pin dependent. Temp = 25°C.

Document Number: 001-12550 Rev. \*C Page 15 of 30



# DC Operational Amplifier Specifications

The following table lists guaranteed maximum and minimum specifications for the voltage and temperature ranges: 4.75V to 5.25V and  $-40^{\circ}C \le T_{A} \le 85^{\circ}C$  or 3.0V to 3.6V and  $-40^{\circ}C \le T_{A} \le 85^{\circ}C$ , respectively. Typical parameters apply to 5V or 3.3V at  $25^{\circ}C$  and are for design guidance only.

Table 9. 5V DC Operational Amplifier Specifications

Symbol	Description	Min	Тур	Max	Units	Notes
V <sub>OSOA</sub>	Input Offset Voltage (Absolute Value)	_	2.5	15	mV	
	Average Input Offset Voltage Drift	_	10	_	μV/°C	
I <sub>EBOA</sub> <sup>[5]</sup>	Input Leakage Current (Port 0 Analog Pins)	_	200	_	pА	Gross tested to 1 μA.
C <sub>INOA</sub>	Input Capacitance (Port 0 Analog Pins)	_	4.5	9.5	pF	Package and pin dependent. Temp = 25°C.
$V_{CMOA}$	Common Mode Voltage Range	0.0	-	Vdd – 1	V	
G <sub>OLOA</sub>	Open Loop Gain	_	80	_	dB	
I <sub>SOA</sub>	Amplifier Supply Current	_	10	35	μΑ	

Table 10. 3.3V DC Operational Amplifier Specifications

Symbol	Description	Min	Тур	Max	Units	Notes
V <sub>OSOA</sub>	Input Offset Voltage (Absolute Value)	_	2.5	15	mV	
TCV <sub>OSOA</sub>	Average Input Offset Voltage Drift	-	10	_	μV/°C	
I <sub>EBOA</sub> <sup>[5]</sup>	Input Leakage Current (Port 0 Analog Pins)	_	200	_	рА	Gross tested to 1 μA.
C <sub>INOA</sub>	Input Capacitance (Port 0 Analog Pins)	_	4.5	9.5	pF	Package and pin dependent. Temp = 25°C.
$V_{CMOA}$	Common Mode Voltage Range	0	_	Vdd – 1	V	
G <sub>OLOA</sub>	Open Loop Gain	-	80	_	dB	
I <sub>SOA</sub>	Amplifier Supply Current	_	10	30	μΑ	

#### Note

Document Number: 001-12550 Rev. \*C Page 16 of 30

<sup>5.</sup> Atypical behavior: I<sub>EBOA</sub> of Port 0 Pin 0 is below 1 nA at 25°C; 50 nA over temperature. Use Port 0 Pins 1-7 for the lowest leakage of 200 pA.



# DC Low Power Comparator Specifications

The following table lists guaranteed maximum and minimum specifications for the voltage and temperature ranges: 4.75V to 5.25V and  $-40^{\circ}C \le T_A \le 85^{\circ}C$  or 3.0V to 3.6V and  $-40^{\circ}C \le T_A \le 85^{\circ}C$ , respectively. Typical parameters apply to 5V or 3.3V at  $25^{\circ}C$  and are for design guidance only.

**Table 11. DC Low Power Comparator Specifications** 

Symbol	Description	Min	Тур	Max	Units	Notes
V <sub>REFLPC</sub>	Low Power Comparator (LPC) Reference Voltage Range	0.2	_	Vdd – 1	V	
I <sub>SLPC</sub>	LPC Supply Current	_	10	30	μΑ	
V <sub>OSLPC</sub>	LPC Voltage Offset	_	2.5	30	mV	

### DC Analog Mux Bus Specifications

The following table lists guaranteed maximum and minimum specifications for the voltage and temperature ranges: 4.75V to 5.25V and  $-40^{\circ}\text{C} \le T_{\text{A}} \le 85^{\circ}\text{C}$  or 3.0V to 3.6V and  $-40^{\circ}\text{C} \le T_{\text{A}} \le 85^{\circ}\text{C}$ , respectively. Typical parameters apply to 5V or 3.3V at 25°C and are for design guidance only.

Table 12. DC Analog Mux Bus Specifications

Symbol	Description	Min	Тур	Max	Units	Notes
R <sub>SW</sub>	Switch Resistance to Common Analog Bus	_	-	400	W	
R <sub>VDD</sub>	Resistance of Initialization Switch to Vdd	_	_	800	W	

### DC POR and LVD Specifications

The following table lists guaranteed maximum and minimum specifications for the voltage and temperature ranges: 4.75V to 5.25V and  $-40^{\circ}\text{C} \le T_{A} \le 85^{\circ}\text{C}$  or 3.0V to 3.6V and  $-40^{\circ}\text{C} \le T_{A} \le 85^{\circ}\text{C}$ , respectively. Typical parameters apply to 5V or 3.3V at 25°C and are for design guidance only.

Table 13. DC POR and LVD Specifications

Symbol	Description	Min	Тур	Max	Units	Notes
V <sub>PPOR1</sub> V <sub>PPOR2</sub>	Vdd Value for PPOR Trip PORLEV[1:0] = 01b PORLEV[1:0] = 10b	-	2.82 4.55	2.95 4.70	V	Vdd must be greater than or equal to 2.5V during startup, reset from the XRES pin, or reset from watchdog.
V <sub>LVD1</sub> V <sub>LVD2</sub> V <sub>LVD3</sub> V <sub>LVD4</sub> V <sub>LVD5</sub> V <sub>LVD6</sub> V <sub>LVD7</sub>	Vdd Value for LVD Trip VM[2:0] = 001b VM[2:0] = 010b VM[2:0] = 011b VM[2:0] = 100b VM[2:0] = 101b VM[2:0] = 110b VM[2:0] = 111b	2.85 2.95 3.06 4.37 4.50 4.62 4.71	2.92 3.02 3.13 4.48 4.64 4.73 4.81	2.99 <sup>[6]</sup> 3.09 3.20 4.55 4.75 4.83 4.95	V V V V V	

#### Note

Document Number: 001-12550 Rev. \*C

Page 17 of 30

<sup>6.</sup> Always greater than 50 mV above  $V_{PPOR}$  (PORLEV = 01) for falling supply.



# DC Programming Specifications

The following table lists guaranteed maximum and minimum specifications for the voltage and temperature ranges: 4.75V to 5.25V and  $-40^{\circ}\text{C} \leq T_{A} \leq 85^{\circ}\text{C}$  or 3.0V to 3.6V and  $-40^{\circ}\text{C} \leq T_{A} \leq 85^{\circ}\text{C}$ , respectively. Typical parameters apply to 5V or 3.3V at 25°C and are for design guidance only.

**Table 14. DC Programming Specifications** 

Symbol	Description	Min	Тур	Max	Units	Notes
Vdd <sub>IWRITE</sub>	Supply Voltage for Flash Write Operations	3.0	_	_	V	
I <sub>DDP</sub>	Supply Current During Programming or Verify	_	5	25	mA	
V <sub>ILP</sub>	Input Low Voltage During Programming or Verify	_	_	0.8	V	
V <sub>IHP</sub>	Input High Voltage During Programming or Verify	2.2	_	-	V	
I <sub>ILP</sub>	Input Current when Applying Vilp to P1[0] or P1[1] During Programming or Verify	_	_	0.2	mA	Driving internal pull down resistor.
I <sub>IHP</sub>	Input Current when Applying Vihp to P1[0] or P1[1] During Programming or Verify	_	_	1.5	mA	Driving internal pull down resistor.
V <sub>OLV</sub>	Output Low Voltage During Programming or Verify	_	_	0.75	V	
V <sub>OHV</sub>	Output High Voltage During Programming or Verify	Vdd – 1.0	_	Vdd	V	
Flash <sub>ENPB</sub>	Flash Endurance (per block)[7]	1,000	-	_	_	Erase/write cycles per block.
Flash <sub>ENT</sub>	Flash Endurance (total)[7, 8]	128,000	_	_	-	Erase/write cycles.
Flash <sub>DR</sub>	Flash Data Retention	15	_	_	Years	

### Notes

For the full industrial range, the user must employ a temperature sensor user module (FlashTemp) and feed the result to the temperature argument before writing.
Refer to the Flash APIs Application Note AN2015 at http://www.cypress.com under Application Notes for more information.
 A maximum of 128 blocks x 1000 programming cycles is allowed.



# **AC Electrical Characteristics**

AC Chip Level Specifications

The following table lists guaranteed maximum and minimum specifications for the voltage and temperature ranges: 4.75V to 5.25V and  $-40^{\circ}\text{C} \leq \text{T}_{\text{A}} \leq 85^{\circ}\text{C}$  or 3.0V to 3.6V and  $-40^{\circ}\text{C} \leq \text{T}_{\text{A}} \leq 85^{\circ}\text{C}$ , respectively. Typical parameters apply to 5V or 3.3V at 25°C and are for design guidance only.

Table 15. AC Chip Level Specifications

Symbol	Description	Min	Тур	Max	Units	Notes
F <sub>IMO24</sub>	Internal Main Oscillator Frequency for 24 MHz	22.8 <sup>[9]</sup>	24	25.2 <sup>[9]</sup>	MHz	Trimmed for 5V or 3.3V operation using factory trim values. See Figure 6 on page 13. SLIMO mode = 0.
F <sub>IMO6</sub>	Internal Main Oscillator Frequency for 6 MHz	5.5 <sup>[9]</sup>	6	6.5 <sup>[9]</sup>	MHz	Trimmed for 5V or 3.3V operation using factory trim values. See Figure 6 on page 13. SLIMO mode = 1.
F <sub>CPU1</sub>	CPU Frequency (5V Vdd Nominal)	0.089 <sup>[9]</sup>	24	25.2 <sup>[9]</sup>	MHz	24 MHz only for SLIMO mode = 0.
F <sub>CPU2</sub>	CPU Frequency (3.3V Vdd Nominal)	0.089 <sup>[9]</sup>	12	12.6 <sup>[9]</sup>	MHz	
F <sub>BLK5</sub>	Digital PSoC Block Frequency (5V Vdd Nominal)	0	48	50.4 <sup>[9,10]</sup>	MHz	Refer to the AC Digital Block Specifications below.
F <sub>BLK33</sub> .	Digital PSoC Block Frequency (3.3V Vdd Nominal)	0	24	25.2 <sup>[9, 10]</sup>	MHz	Refer to the AC Digital Block Specifications below.
F <sub>32K1</sub>	Internal Low Speed Oscillator Frequency	15	32	64	kHz	This specification applies when the ILO has been trimmed. During power up, the ILO is untrimmed and has a minimum frequency of 5 kHz.
Jitter32k	32 kHz RMS Period Jitter	_	20	200	ns	
Jitter32k	32 kHz Peak-to-Peak Period Jitter	_	1400	_		Refer to Figure 8 on page 20.
T <sub>XRST</sub>	External Reset Pulse Width	10	1	_	μS	
DC24M	24 MHz Duty Cycle	40	50	60	%	
Step24M	24 MHz Trim Step Size	_	50	-	kHz	
Fout48M	48 MHz Output Frequency	45.6 <sup>[9]</sup>	48.0	50.4 <sup>[9]</sup>	MHz	
Jitter24M1	24 MHz Peak-to-Peak Period Jitter (IMO)	_	600		ps	Refer to Figure 7 on page 20.
F <sub>MAX</sub>	Maximum Frequency of Signal on Row Input or Row Output	_	_	12.6	MHz	
T <sub>RAMP</sub>	Supply Ramp Time	20	ı	_	μS	

#### Notes

<sup>9.</sup> Accuracy derived from Internal Main Oscillator with appropriate trim for Vdd range.

<sup>10.</sup> See the individual user module data sheets for information on maximum frequencies for user modules.



Figure 7. 24 MHz Period Jitter (IMO) Timing Diagram



Figure 8. 32 kHz Period Jitter (ILO) Timing Diagram




# AC General Purpose I/O Specifications

The following table lists guaranteed maximum and minimum specifications for the voltage and temperature ranges: 4.75V to 5.25V and  $-40^{\circ}\text{C} \le T_{A} \le 85^{\circ}\text{C}$  or 3.0V to 3.6V and  $-40^{\circ}\text{C} \le T_{A} \le 85^{\circ}\text{C}$ , respectively. Typical parameters apply to 5V or 3.3V at 25°C and are for design guidance only.

Table 16. AC GPIO Specifications

Symbol	Description	Min	Тур	Max	Units	Notes
F <sub>GPIO</sub>	GPIO Operating Frequency	0	_	12.6	MHz	Normal Strong Mode
TRiseF	Rise Time, Normal Strong Mode, Cload = 50 pF	2	6	18	ns	Vdd = 4.75 to 5.25V, 10% - 90%
TFallF	Fall Time, Normal Strong Mode, Cload = 50 pF	2	6	18	ns	Vdd = 4.75 to 5.25V, 10% - 90%
TRiseS	Rise Time, Slow Strong Mode, Cload = 50 pF	7	27	_	ns	Vdd = 3 to 5.25V, 10% - 90%
TFallS	Fall Time, Slow Strong Mode, Cload = 50 pF	7	22	_	ns	Vdd = 3 to 5.25V, 10% - 90%

Figure 9. GPIO Timing Diagram





### AC Operational Amplifier Specifications

The following table lists guaranteed maximum and minimum specifications for the voltage and temperature ranges: 4.75V to 5.25V and  $-40^{\circ}C \le T_A \le 85^{\circ}C$  or 3.0V to 3.6V and  $-40^{\circ}C \le T_A \le 85^{\circ}C$ , respectively. Typical parameters apply to 5V or 3.3V at  $25^{\circ}C$  and are for design guidance only.

# **Table 17. AC Operational Amplifier Specifications**

Symbol	Description	Min	Тур	Max	Units	Notes
T <sub>COMP</sub>	Comparator Mode Response Time, 50 mV Overdrive	-	75	100	ns	

# AC Low Power Comparator Specifications

The following table lists guaranteed maximum and minimum specifications for the voltage and temperature ranges: 4.75V to 5.25V and  $-40^{\circ}C \le T_A \le 85^{\circ}C$  or 3.0V to 3.6V and  $-40^{\circ}C \le T_A \le 85^{\circ}C$ , respectively. Typical parameters apply to 5V or 3.3V at  $25^{\circ}C$  and are for design guidance only.

### **Table 18. AC Low Power Comparator Specifications**

Symbol	Description	Min	Тур	Max	Units	Notes
T <sub>RLPC</sub>	LPC Response Time	_	_	50	μS	≥ 50 mV overdrive comparator
						reference set within V <sub>REFLPC</sub> .

### AC Analog Mux Bus Specifications

The following table lists guaranteed maximum and minimum specifications for the voltage and temperature ranges: 4.75V to 5.25V and  $-40^{\circ}C \le T_A \le 85^{\circ}C$  or 3.0V to 3.6V and  $-40^{\circ}C \le T_A \le 85^{\circ}C$ , respectively. Typical parameters apply to 5V or 3.3V at  $25^{\circ}C$  and are for design guidance only.

# Table 19. AC Analog Mux Bus Specifications

Symbol	Description	Min	Тур	Max	Units	Notes
F <sub>SW</sub>	Switch Rate	-	1	3.17	MHz	

Page 21 of 30



# AC Digital Block Specifications

The following table lists guaranteed maximum and minimum specifications for the voltage and temperature ranges: 4.75V to 5.25V and  $-40^{\circ}C \le T_{A} \le 85^{\circ}C$  or 3.0V to 3.6V and  $-40^{\circ}C \le T_{A} \le 85^{\circ}C$ , respectively. Typical parameters apply to 5V or 3.3V at  $25^{\circ}C$  and are for design guidance only.

Table 20. AC Digital Block Specifications

Function	Description	Min	Тур	Max	Units	Notes
All Functions	Maximum Block Clocking Frequency (≥ 4.75V)	-	-	50.4 <sup>[9]</sup>	MHz	4.75V ≤ Vdd ≤ 5.25V.
	Maximum Block Clocking Frequency (< 4.75V)	_	_	25.2 <sup>[9]</sup>	MHz	3.0V ≤ Vdd ≤ 4.75V.
Timer	Capture Pulse Width	50 <sup>[11]</sup>	-	_	ns	
	Maximum Frequency, No Capture	_	ı	50.4 <sup>[9]</sup>	MHz	$4.75V \le Vdd \le 5.25V.$
	Maximum Frequency, With Capture	_	ı	25.2 <sup>[9]</sup>	MHz	
Counter	Enable Pulse Width	50 <sup>[11]</sup>	_	_	ns	
	Maximum Frequency, No Enable Input	_	-	50.4 <sup>[9]</sup>	MHz	$4.75V \le Vdd \le 5.25V.$
	Maximum Frequency, Enable Input	_	-	25.2 <sup>[9]</sup>	MHz	
Dead	Kill Pulse Width:					
Band	Asynchronous Restart Mode	20	-	-	ns	
	Synchronous Restart Mode	50 <sup>[11]</sup>	-	-	ns	
	Disable Mode	50 <sup>[11]</sup>	_	_	ns	
	Maximum Frequency	_	_	50.4 <sup>[9]</sup>	MHz	4.75V ≤ Vdd ≤ 5.25V.
CRCPRS (PRS Mode)	Maximum Input Clock Frequency	_	_	50.4 <sup>[9]</sup>	MHz	4.75V ≤ Vdd ≤ 5.25V.
CRCPRS (CRC Mode)	Maximum Input Clock Frequency	_	-	25.2 <sup>[9]</sup>	MHz	
SPIM	Maximum Input Clock Frequency	-	-	8.4 <sup>[9]</sup>	MHz	Maximum data rate is 4.2 Mbps due to 2 x over clocking.
SPIS	Maximum Input Clock Frequency	_	-	4.2 <sup>[9]</sup>	MHz	
	Width of SS_ Negated Between Transmissions	50 <sup>[11]</sup>	-	-	ns	
Trans- mitter	Maximum Input Clock Frequency	_	_	25.2 <sup>[9]</sup>	MHz	Maximum baud rate is 3.15 Mbaud due to 8 x over clocking.
	Maximum Input Clock Frequency with Vdd ≥ 4.75V, 2 Stop Bits	_	_	50.4 <sup>[9]</sup>	MHz	Maximum baud rate is 6.30 Mbaud due to 8 x over clocking.
Receiver	Maximum Input Clock Frequency	_	-	25.2 <sup>[9]</sup>	MHz	Maximum baud rate is 3.15 Mbaud due to 8 x over clocking.
	Maximum Input Clock Frequency with Vdd ≥ 4.75V, 2 Stop Bits	_	_	50.4 <sup>[9]</sup>	MHz	Maximum baud rate is 6.30 Mbaud due to 8 x over clocking.

### Note

Document Number: 001-12550 Rev. \*C Page 22 of 30

 $<sup>11.\ 50\</sup> ns\ minimum\ input\ pulse\ width\ is\ based\ on\ the\ input\ synchronizers\ running\ at\ 24\ MHz\ (42\ ns\ nominal\ period)$ 



# AC External Clock Specifications

The following table lists guaranteed maximum and minimum specifications for the voltage and temperature ranges: 4.75V to 5.25V and  $-40^{\circ}C \le T_{A} \le 85^{\circ}C$  or 3.0V to 3.6V and  $-40^{\circ}C \le T_{A} \le 85^{\circ}C$ , respectively. Typical parameters apply to 5V or 3.3V at  $25^{\circ}C$  and are for design guidance only.

Table 21. 5V AC External Clock Specifications

Symbol	Description	Min	Тур	Max	Units	Notes
F <sub>OSCEXT</sub>	Frequency	0.093	ı	24.6	MHz	
_	High Period	20.6	_	5300	ns	
_	Low Period	20.6	-	-	ns	
_	Power Up IMO to Switch	150	_	_	μS	

Table 22. 3.3V AC External Clock Specifications

Symbol	Description	Min	Тур	Max	Units	Notes
F <sub>OSCEXT</sub>	Frequency with CPU Clock divide by 1	0.093	I	12.3	MHz	Maximum CPU frequency is 12 MHz at 3.3V. With the CPU clock divider set to 1, the external clock must adhere to the maximum frequency and duty cycle requirements.
F <sub>OSCEXT</sub>	Frequency with CPU Clock divide by 2 or greater	0.186	-	24.6	MHz	If the frequency of the external clock is greater than 12 MHz, the CPU clock divider must be set to 2 or greater. In this case, the CPU clock divider ensures that the fifty percent duty cycle requirement is met.
_	High Period with CPU Clock divide by 1	41.7	_	5300	ns	
_	Low Period with CPU Clock divide by 1	41.7	_	_	ns	
_	Power Up IMO to Switch	150	_	_	μS	

# AC Programming Specifications

The following table lists guaranteed maximum and minimum specifications for the voltage and temperature ranges: 4.75V to 5.25V and  $-40^{\circ}C \le T_A \le 85^{\circ}C$  or 3.0V to 3.6V and  $-40^{\circ}C \le T_A \le 85^{\circ}C$ , respectively. Typical parameters apply to 5V or 3.3V at  $25^{\circ}C$  and are for design guidance only.

**Table 23. AC Programming Specifications** 

Symbol	Description	Min	Тур	Max	Units	Notes
T <sub>RSCLK</sub>	Rise Time of SCLK	1	-	20	ns	
T <sub>FSCLK</sub>	Fall Time of SCLK	1	_	20	ns	
T <sub>SSCLK</sub>	Data Setup Time to Falling Edge of SCLK	40	-	-	ns	
T <sub>HSCLK</sub>	Data Hold Time from Falling Edge of SCLK	40	_	_	ns	
F <sub>SCLK</sub>	Frequency of SCLK	0	_	8	MHz	
T <sub>ERASEB</sub>	Flash Erase Time (Block)	-	15	-	ms	
T <sub>WRITE</sub>	Flash Block Write Time	_	30	_	ms	
T <sub>DSCLK</sub>	Data Out Delay from Falling Edge of SCLK	_	38	45	ns	3.6 < Vdd
T <sub>DSCLK3</sub>	Data Out Delay from Falling Edge of SCLK	_	44	50	ns	$3.0 \le Vdd \le 3.6$

Document Number: 001-12550 Rev. \*C Page 23 of 30




# AC I<sup>2</sup>C Specifications

The following table lists guaranteed maximum and minimum specifications for the voltage and temperature ranges: 4.75V to 5.25V and  $-40^{\circ}\text{C} \leq T_{A} \leq 85^{\circ}\text{C}$  or 3.0V to 3.6V and  $-40^{\circ}\text{C} \leq T_{A} \leq 85^{\circ}\text{C}$ , respectively. Typical parameters apply to 5V or 3.3V at 25°C and are for design guidance only.

Table 24. AC Characteristics of the I<sup>2</sup>C SDA and SCL Pins

Symbol	Description	Standa	rd Mode	Fast	Mode	Units	Notes
Symbol	Description	Min	Max	Min	Max	Ullits	Notes
F <sub>SCLI2C</sub>	SCL Clock Frequency	0	100 <sup>[12]</sup>	0	400 <sup>[12]</sup>	kHz	
T <sub>HDSTAI2C</sub>	Hold Time (repeated) START Condition. After this period, the first clock pulse is generated.	4.0	_	0.6		μS	
T <sub>LOWI2C</sub>	LOW Period of the SCL Clock	4.7	_	1.3	_	μS	
T <sub>HIGHI2C</sub>	HIGH Period of the SCL Clock	4.0	_	0.6	_	μS	
T <sub>SUSTAI2C</sub>	Setup Time for a Repeated START Condition	4.7	_	0.6	_	μS	
T <sub>HDDATI2C</sub>	Data Hold Time	0	_	0	_	μS	
T <sub>SUDATI2C</sub>	Data Setup Time	250	_	100 <sup>[13]</sup>	_	ns	
T <sub>SUSTOI2C</sub>	Setup Time for STOP Condition	4.0	_	0.6	_	μS	
T <sub>BUFI2C</sub>	Bus Free Time Between a STOP and START Condition	4.7	_	1.3	_	μS	
T <sub>SPI2C</sub>	Pulse Width of Spikes are Suppressed by the Input Filter.		_	0	50	ns	

Figure 10. Definition for Timing for Fast/Standard Mode on the I<sup>2</sup>C Bus



<sup>12.</sup> F<sub>SCLI2C</sub> is derived from SysClk of the PSoC. This specification assumes that SysClk is operating at 24 MHz, nominal. If SysClk is at a lower frequency, then the F<sub>SCLI2C</sub> specification adjusts accordingly

13. A Fast-Mode I<sup>2</sup>C-bus device can be used in a Standard-Mode I<sup>2</sup>C-bus system, but the requirement T<sub>SUDATI2C</sub> ≥ 250 ns must then be met. This is automatically the case if the device does not stretch the LOW period of the SCL signal. If such device does stretch the LOW period of the SCL signal, it must output the next data bit to the SDA line t<sub>rmax</sub> +T<sub>SUDATI2C</sub> = 1000 + 250 = 1250 ns (according to the Standard-Mode I<sup>2</sup>C-bus specification) before the SCL line is released.




# **Packaging Information**

This section illustrates the packaging specifications for the CY8C21x34 PSoC device, along with the thermal impedances for each package.

**Important Note** Emulation tools may require a larger area on the target PCB than the chip's footprint. For description of emulation tools' dimensions, refer to the drawings located at <a href="http://www.cypress.com/design/MR10161">http://www.cypress.com/design/MR10161</a>.

# **Packaging Dimensions**

Figure 11. 20-Pin (210-MIL) SSOP



51-85077 \*C

51-85079 \*C



1.14 DIA. PIN 1 ID. 1.14 7.50 8.10 DIMENSIONS IN MILLIMETERS MIN. MAX. SEATING PLANE .235 MIN.-0. WIN-- 0.65 BSC. GAUGE PLANE 1.65 1.85 MAX 0.10 5.00 5.60 1.25 REF - 0.55

Figure 12. 28-Pin (210-Mil) SSOP

# **Thermal Impedances**

Table 25. Thermal Impedances per Package

Package	Typical θ <sub>JA</sub> <sup>[14]</sup>	Typical θ <sub>JC</sub>
20 SSOP	117 °C/W	41 °C/W
28 SSOP	96 °C/W	39 °C/W

# **Solder Reflow Peak Temperature**

Following is the minimum solder reflow peak temperature to achieve good solderability.

Table 26. Solder Reflow Peak Temperature

Package	Minimum Peak Temperature <sup>[15]</sup>	Maximum Peak Temperature
20 SSOP	240 °C	260 °C
28 SSOP	240 °C	260 °C

#### Notes

 <sup>14.</sup> T<sub>J</sub> = T<sub>A</sub> + Power x θ<sub>JA</sub>
 15. Higher temperatures may be required based on the solder melting point. Typical temperatures for solder are 220+/–5°C with Sn-Pb or 245±5°C with Sn-Ag-Cu paste. Refer to the solder manufacturer specifications.



# **Development Tool Selection**

This section presents the development tools available for the CY8C21x34 family.

#### Software

#### PSoC Designer

At the core of the PSoC development software suite is PSoC Designer. Utilized by thousands of PSoC developers, this robust software has been facilitating PSoC designs for years. PSoC Designer is available free of charge at <a href="http://www.cypress.com">http://www.cypress.com</a>. PSoC Designer comes with a free C compiler.

#### PSoC Programmer

Flexible enough to be used on the bench in development, yet suitable for factory programming, PSoC Programmer works either as a standalone programming application or it can operate directly from PSoC Designer. PSoC Programmer software is compatible with both PSoC ICE-Cube In-Circuit Emulator and PSoC MiniProg. PSoC programmer is available free of charge at http://www.cypress.com/psocprogrammer.

#### **Development Kits**

All development kits can be purchased from the Cypress Online Store. The online store (www.cypress.com/shop) also has the most up to date information on kit contents, descriptions, and availability.

#### CY3215-DK Basic Development Kit

The CY3215-DK is for prototyping and development with PSoC Designer. This kit supports in-circuit emulation and the software interface allows users to run, halt, and single step the processor and view the contents of specific memory locations. Advanced emulation features are also supported through PSoC Designer. The kit includes:

- ICE-Cube Unit
- 28-Pin PDIP Emulation Pod for CY8C29466-24PXI
- 28-Pin CY8C29466-24PXI PDIP PSoC Device Samples (two)
- PSoC Designer Software CD
- ISSP Cable
- MiniEval Socket Programming and Evaluation board
- Backward Compatibility Cable (for connecting to legacy Pods)
- Universal 110/220 Power Supply (12V)
- European Plug Adapter
- USB 2.0 Cable
- Getting Started Guide
- Development Kit Registration form

#### CY3280-BK1

The Universal CapSense Control Kit is designed for easy prototyping and debug of CapSense designs with pre-defined control circuitry and plug-in hardware. The kit comes with a control boards for CY8C20x34 and CY8C21x34 devices as well as a breadboard module and a button(5)/slider module.

#### **Evaluation Tools**

All evaluation tools can be purchased from the Cypress Online Store. The online store (www.cypress.com/shop) also has the most up to date information on kit contents, descriptions, and availability.

#### CY3210-PSoCEval1

The CY3210-PSoCEval1 kit features an evaluation board and the MiniProg1 programming unit. The evaluation board includes an LCD module, potentiometer, LEDs, an RS-232 port, and plenty of breadboarding space to meet all of your evaluation needs. The kit includes:

- Evaluation Board with LCD Module
- MiniProg Programming Unit
- 28-Pin CY8C29466-24PXI PDIP PSoC Device Sample (2)
- PSoC Designer Software CD
- Getting Started Guide
- USB 2.0 Cable

#### CY3235-ProxDet

The CapSense Proximity Detection Demonstration Kit allows quick and easy demonstration of a PSoC CapSense-enabled device (CY8C21x34) to accurately sense the proximity of a hand or finger along the length of a wire antenna. The kit includes:

- Proximity Detection Demo Board w/Antenna
- I2C to USB Debugging/Communication Bridge
- USB Cable (6 feet)
- Supporting Software CD
- CY3235-ProxDet Quick Start Guide
- 1 CY8C24894 PSoC device on I2C-USB Bridge
- 1 CY8C21434 PSoC device on Proximity Detection Demo Board

### CY3213A-CapSense

The CY3213A-CapSense Training Kit includes hardware and example projects to help designers learn how to implement PSoC CapSense in their own design using the CY8C21x34 family. A training board is included that is hard-wired for buttons and sliders as well as LCD control and I2C communication. The training kit includes the following:

- Training board (CY8C21x34)
- PSoC Designer and Example Project CD
- CSD User Module
- Mini Programmer unit
- LCD module
- USB cable



### CY3210-21X34 Evaluation Pod (EvalPod)

PSoC EvalPods are pods that connect to the ICE In-Circuit Emulator (CY3215-DK kit) to allow debugging capability. They can also function as a standalone device without debugging capability. The EvalPod has a 28-pin DIP footprint on the bottom for easy connection to development kits or other hardware. The top of the EvalPod has prototyping headers for easy connection to the device's pins. CY3210-21X34 provides evaluation of the CY8C21x34 PSoC device family.

# **Device Programmers**

All device programmers can be purchased from the Cypress Online Store.

### CY3210-MiniProg1

The CY3210-MiniProg1 kit allows a user to program PSoC devices via the MiniProg1 programming unit. The MiniProg is a small, compact prototyping programmer that connects to the PC via a provided USB 2.0 cable. The kit includes:

- MiniProg Programming Unit
- MiniEval Socket Programming and Evaluation Board

# Accessories (Emulation and Programming)

- 28-Pin CY8C29466-24PXI PDIP PSoC Device Sample
- PSoC Designer Software CD
- Getting Started Guide
- USB 2.0 Cable

CY3207ISSP In-System Serial Programmer (ISSP)

The CY3207ISSP is a production programmer. It includes protection circuitry and an industrial case that is more robust than the MiniProg in a production-programming environment.

Note CY3207ISSP needs special software and is not compatible with PSoC Programmer. This software is free and can be downloaded from http://www.cypress.com. The kit includes:

- CY3207 Programmer Unit
- PSoC ISSP Software CD
- 110 ~ 240V Power Supply, Euro-Plug Adapter
- USB 2.0 Cable

Table 4	27. I	=mui	ation and	Progra	amm	iing Ac	cessor	ies	į
									s

Part Number	Pin Package	Pod Kit <sup>[16]</sup>	Foot Kit <sup>[17]</sup>	Adapter <sup>[18]</sup>
CY8C21334-24PVXA	20 SSOP	CY3250-21X34	CY3250-20SSOP-FK	Adapters can be found at
CY8C21534-24PVXA	28 SSOP	CY3250-21X34	CY3250-28SSOP-FK	http://www.emulation.com.

### **Third Party Tools**

Several tools have been specially designed by the following 3rd-party vendors to accompany PSoC devices during development and production. Specific details for each of these tools can be found at http://www.cypress.com under Design Resources > Evaluation Boards.

#### **Build a PSoC Emulator into Your Board**

For details on how to emulate your circuit before going to volume production using an on-chip debug (OCD) non-production PSoC device, see application note "Debugging - Build a PSoC Emulator into Your Board - AN2323" at http://www.cypress.com.

#### Notes

<sup>16.</sup> Pod kit contains an emulation pod, a flex-cable (connects the pod to the ICE), two feet, and device samples.

<sup>17.</sup> Foot kit includes surface mount feet that can be soldered to the target PCB.

<sup>18.</sup> Programming adapter converts non-DIP package to DIP footprint. Specific details and ordering information for each of the adapters can be found at <a href="http://www.emulation.com">http://www.emulation.com</a>.




# **Ordering Information**

The following table lists the CY8C21x34 PSoC device's key package features and ordering codes.

Table 28. PSoC Device Key Features and Ordering Information

Package	Ordering Code	Flash (Bytes)	SRAM (Bytes)	Temperature Range	Digital Blocks	Analog Blocks	Digital I/O Pins	Analog Inputs	Analog Outputs	XRES Pin
20-Pin (210-Mil) SSOP	CY8C21334-24PVXA	8K	512	-40 °C to +85 °C	4	4	16	16	0	Yes
20-Pin (210-Mil) SSOP (Tape and Reel)	CY8C21334-24PVXAT	8K	512	-40 °C to +85 °C	4	4	16	16	0	Yes
28-Pin (210-Mil) SSOP	CY8C21534-24PVXA	8K	512	-40 °C to +85 °C	4	4	24	24	0	Yes
28-Pin (210-Mil) SSOP (Tape and Reel)	CY8C21534-24PVXAT	8K	512	-40 °C to +85 °C	4	4	24	24	0	Yes

# **Ordering Code Definitions**





# **Document History Page**

	Document Title: CY8C21334, CY8C21534 Automotive PSoC® Programmable System-on-Chip™ Document Number: 001-12550						
Rev.	ECN No.	Orig. of Change	Submission Date	Description of Change			
**	646436	HMT	See ECN	New silicon and document (Revision **)			
*A	2526170	PYRS	07/03/08	Corrected ordering information, Converted from Preliminary to Final.			
*B	2618175	OGNE/PYRS	12/09/08	Added Note in Ordering Information section. Changed Title from PSoC® Mixed-Signal Array to PSoC® Programmable System-on-Chip™ Updated 'Development Tools' and 'Designing with PSoC Designer' sections on pages 5 and 6			
*C	2714723	BTK/AESA	06/04/09	Updated Getting Started section. Replaced Designing with User Modules section with Designing with PSoC Designer section. Updated Features list and PSoC Functional Overview section. Updated some AC Specification values to conform to a $\pm 5\%$ accurate IMO (no order of magnitude changes). Added a note to I2C specifications section to clarify the I2C SysClk dependency. Added the Development Tool Selection section. Deleted some inapplicable or redundant information. Changed the title. Updated the PDF Bookmarks. Fixed $F_{IMO6},T_{RSCLK}$			

# Sales, Solutions, and Legal Information

# Worldwide Sales and Design Support

Cypress maintains a worldwide network of offices, solution centers, manufacturer's representatives, and distributors. To find the office closest to you, visit us at www.cypress.com/sales.

#### **Products**

PSoC psoc.cypress.com
Clocks & Buffers clocks.cypress.com
Wireless wireless.cypress.com
Memories memory.cypress.com
Image Sensors image.cypress.com

© Cypress Semiconductor Corporation, 2007-2009. The information contained herein is subject to change without notice. Cypress Semiconductor Corporation assumes no responsibility for the use of any circuitry other than circuitry embodied in a Cypress product. Nor does it convey or imply any license under patent or other rights. Cypress products are not warranted nor intended to be used for medical, life support, life saving, critical control or safety applications, unless pursuant to an express written agreement with Cypress. Furthermore, Cypress does not authorize its products for use as critical components in life-support systems where a malfunction or failure may reasonably be expected to result in significant injury to the user. The inclusion of Cypress products in life-support systems application implies that the manufacturer assumes all risk of such use and in doing so indemnifies Cypress against all charges.

Any Source Code (software and/or firmware) is owned by Cypress Semiconductor Corporation (Cypress) and is protected by and subject to worldwide patent protection (United States and foreign), United States copyright laws and international treaty provisions. Cypress hereby grants to licensee a personal, non-exclusive, non-transferable license to copy, use, modify, create derivative works of, and compile the Cypress Source Code and derivative works for the sole purpose of creating custom software and or firmware in support of licensee product to be used only in conjunction with a Cypress integrated circuit as specified in the applicable agreement. Any reproduction, modification, translation, compilation, or representation of this Source Code except as specified above is prohibited without the express written permission of Cypress.

Disclaimer: CYPRESS MAKES NO WARRANTY OF ANY KIND, EXPRESS OR IMPLIED, WITH REGARD TO THIS MATERIAL, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE. Cypress reserves the right to make changes without further notice to the materials described herein. Cypress does not assume any liability arising out of the application or use of any product or circuit described herein. Cypress does not authorize its products for use as critical components in life-support systems where a malfunction or failure may reasonably be expected to result in significant injury to the user. The inclusion of Cypress' product in a life-support systems application implies that the manufacturer assumes all risk of such use and in doing so indemnifies Cypress against all charges.

Use may be limited by and subject to the applicable Cypress software license agreement.

Document Number: 001-12550 Rev. \*C

Revised June 04, 2009

Page 30 of 30