Quint Latch

Description

The MC10H175 is a quint D type latch with common reset and clock lines. This MECL 10KH part is a functional/pinout duplication of the standard MECL 10K[™] family part, with 100% improvement in propagation delay and no increase in power–supply current.


Features


- Propagation Delay, 1.2 ns Typical
- Power Dissipation, 400 mW Typical
- Improved Noise Margin 150 mV (Over Operating Voltage and Temperature Range)
- Voltage Compensated
- MECL 10K Compatible
- Pb-Free Packages are Available*



D	CO	C1	Reset	Q _{n+1}
L	L	L	Х	L
н	L	L	Х	Н
X	н	Х	L	Qn
X	X	Н	L	Qn
X	н	Х	н	L
х	х	Н	Н	L

DIP PIN ASSIGNMENT






*For additional information on our Pb-Free strategy and soldering details, please download the ON Semiconductor Soldering and Mounting Techniques Reference Manual, SOLDERRM/D.



ON Semiconductor[®]

http://onsemi.com



*For additional marking information, refer to Application Note AND8002/D.

ORDERING INFORMATION

See detailed ordering and shipping information in the package dimensions section on page 4 of this data sheet.

Table 1. MAXIMUM RATINGS

Symbol	Characteristic	Rating	Unit
V_{EE}	Power Supply (V _{CC} = 0)	-8.0 to 0	Vdc
VI	Input Voltage (V _{CC} = 0)	0 to V _{EE}	Vdc
l _{out}	Output Current – Continuous – Surge	50 100	mA
T _A	Operating Temperature Range	0 to +75	°C
T _{stg}	Storage Temperature Range – Plastic – Ceramic	–55 to +150 –55 to +165	°C ℃

Maximum ratings are those values beyond which device damage can occur. Maximum ratings applied to the device are individual stress limit values (not normal operating conditions) and are not valid simultaneously. If these limits are exceeded, device functional operation is not implied, damage may occur and reliability may be affected.

Table 2. ELECTRICAL CHARACTERISTICS ($V_{EE} = -5.2 \text{ V} \pm 5\%$) (Note 1)

		0° 25°		75 °				
Symbol	Characteristic	Min	Max	Min	Max	Min	Max	Unit
Ι _Ε	Power Supply Current	-	107	-	97	-	107	mA
I _{inH}	Input Current High Pins 5,6,7,9,10,12,13 Pin 11		565 1120		335 660		335 660	μA
I _{inL}	Input Current Low	0.5	-	0.5	-	0.3	-	μA
V _{OH}	High Output Voltage	-1.02	-0.84	-0.98	-0.81	-0.92	-0.735	Vdc
V _{OL}	Low Output Voltage	-1.95	-1.63	-1.95	-1.63	-1.95	-1.60	Vdc
V _{IH}	High Input Voltage	-1.17	-0.84	-1.13	-0.81	-1.07	-0.735	Vdc
V _{IL}	Low Input Voltage	-1.95	-1.48	-1.95	-1.48	-1.95	-1.45	Vdc

1. Each MECL 10H[™] series circuit has been designed to meet the dc specifications shown in the test table, after thermal equilibrium has been established. The circuit is in a test socket or mounted on a printed circuit board and transverse air flow greater than 500 linear fpm is maintained. Outputs are terminated through a 50 Ω resistor to −2.0 V.

Table 3. AC PARAMETERS

		0 °		25 °		75 °		
Symbol	Characteristic	Min	Max	Min	Max	Min	Max	Unit
t _{pd}	Propagation Delay Data	0.6	1.6	0.6	1.6	0.6	1.7	ns
	Clock Reset	0.7 1.0	1.9 2.2	0.7 1.0	2.0 2.3	0.8 1.0	2.1 2.4	
t _{set}	Set-up Time	1.5	-	1.5	-	1.5	-	ns
t _{hold}	Hold Time	0.8	-	0.8	-	0.8	-	ns
t _r	Rise Time	0.5	1.8	0.5	1.9	0.5	2.0	ns
t _f	Fall Time	0.5	1.8	0.5	1.9	0.5	2.0	ns

NOTE: Device will meet the specifications after thermal equilibrium has been established when mounted in a test socket or printed circuit board with maintained transverse airflow greater than 500 lfpm. Electrical parameters are guaranteed only over the declared operating temperature range. Functional operation of the device exceeding these conditions is not implied. Device specification limit values are applied individually under normal operating conditions and not valid simultaneously.

APPLICATION INFORMATION

The MC10H175 is a high speed, low power quint latch. It features five D type latches with common reset and a common two-input clock. Data is transferred on the negative edge of the clock and latched on the positive edge. The two clock inputs are "OR"ed together.

Any change on the data input will be reflected at the outputs while the clock is low. The outputs are latched on the

positive transition of the clock. While the clock is in the high state, a change in the information present at the data inputs will not affect the output information. <u>THE RESET INPUT</u> IS ENABLED ONLY WHEN THE CLOCK IS IN THE HIGH STATE.

D0 10 -D Q 14 Q0 С R D Q D1 12 · 15 Q1 С R D Q 2 Q2 D2 13 -С R D3 9 D Q 3 Q3 С R D Q 4 Q4 D4 5 <u>C</u>0 6 С R C17 RESET 11 V_{CC1} = PIN 1 V_{CC2} = PIN 16 V_{EE} = PIN 8


LOGIC DIAGRAM

ORDERING INFORMATION


Device	Package	Shipping [†]
MC10H175FN	PLLC-20	46 Units / Rail
MC10H175FNG	PLLC-20 (Pb-Free)	46 Units / Rail
MC10H175FNR2	PLLC-20	500 / Tape & Reel
MC10H175FNR2G	PLLC-20 (Pb-Free)	500 / Tape & Reel
MC10H175L	CDIP-16	25 Unit / Rail
MC10H175M	SOEIAJ-16	50 Unit / Rail
MC10H175MG	SOEIAJ-16 (Pb-Free)	50 Unit / Rail
MC10H175P	PDIP-16	25 Unit / Rail
MC10H175PG	PDIP-16 (Pb-Free)	25 Unit / Rail

+For information on tape and reel specifications, including part orientation and tape sizes, please refer to our Tape and Reel Packaging Specifications Brochure, BRD8011/D.

PACKAGE DIMENSIONS



ISSUE E



5.

6.

PLASTIC BODY.

7. DIMENSION H DOES NOT INCLUDE DAMBAR

PROTRUSION OR INTRUSION. THE DAMBAR PROTRUSION(S) SHALL NOT CAUSE THE H DIMENSION

TO BE GREATER THAN 0.037 (0.940). THE DAMBAR INTRUSION(S) SHALL NOT CAUSE THE H DIMENSION TO BE SMALLER THAN 0.025 (0.635).

G H

J 0.020

κ 0.025

R 0.350

٧ 0.042

W X 0.042

Υ

G1

0.050 BSC 0.026 0.032

0.350

0.042

0.310

K1 0.040

2 0

0.356

0.356

0.048

0.048

0.056

0.020

10

0.330

1.27 BSC

0.81

9.04

9.04

1.21

1.21

1.42

0.50

10

8.38

0.66

0.51

0.64

8.89

8.89

1.07

1.07

1.07


2 0


7 88


1.02


PACKAGE DIMENSIONS

SOEIAJ-16 CASE 966-01 **ISSUE A**











- NOTES: 1. DIMENSIONING AND TOLERANCING PER ANSI

- NOTES:
 1. DIMENSIONING AND TOLERANCING PER ANSI Y14.5M, 1982.
 2. CONTROLLING DIMENSION: MILLIMETER.
 3. DIMENSIONS D AND E DO NOT INCLUDE MOLD FLASH OR PROTRUSIONS AND ARE MEASURED AT THE PARTING LINE. MOLD FLASH OR PROTRUSIONS SHALL NOT EXCEED 0.15 (0.006) PER SIDE.
 4. TERMINAL NUMBERS ARE SHOWN FOR REFERENCE ONLY.
 5. THE LEAD WIDTH DIMENSION (b) DOES NOT INCLUDE DAMBAR PROTRUSION ALLOWABLE DAMBAR PROTRUSION SHALL BE 0.08 (0.003) TOTAL IN EXCESS OF THE LEAD WIDTH DIMENSION AT MAXIMUM MATERIAL CONDITION. DAMBAR CANNOT BE LOCATED ON THE LOWER RADIUS OR THE FOOT. MINIMUM SPACE BETWEEN PROTRUSIONS AND ADJACENT LEAD TO BE 0.46 (0.018). TO BE 0.46 (0.018).

	MILLIN	IETERS	INCHES		
DIM	MIN	MAX	MIN	MAX	
Α		2.05		0.081	
A ₁	0.05	0.20	0.002	0.008	
q	0.35	0.50	0.014	0.020	
C	0.10	0.20	0.007	0.011	
D	9.90	10.50	0.390	0.413	
Е	5.10	5.45	0.201	0.215	
e	1.27	BSC	0.050	BSC	
HE	7.40	8.20	0.291	0.323	
L	0.50	0.85	0.020	0.033	
LE	1.10	1.50	0.043	0.059	
Μ	0 °	10 °	0 °	10 °	
Q1	0.70	0.90	0.028	0.035	
Ζ		0.78		0.031	

CDIP-16 L SUFFIX CERAMIC DIP PACKAGE CASE 620A-01 **ISSUE O**






NOTES:

16X J

- 1. DIMENSIONING AND TOLERANCING PER
- 2. 3.
- DIMENSIONING AND TOLEHANCING PER ASME Y14.5M, 1994. CONTROLLING DIMENSION: INCH. DIMENSION L TO CENTER OF LEAD WHEN FORMED PARALLEL DIMENSION F MAY NARROW TO 0.76 (0.030) WHERE THE LEAD ENTERS THE CERAMIC 4.
- BODY. THIS DRAWING REPLACES OBSOLETE CASE OUTLINE 620-10. 5

	INC	HES	MILLIMETERS		
DIM	MIN	MIN MAX		MAX	
Α	0.750	0.785	19.05	19.93	
В	0.240	0.295	6.10	7.49	
С		0.200		5.08	
D	0.015	0.020	0.39	0.50	
Е	0.050	BSC	1.27 BSC		
F	0.055	0.065	1.40	1.65	
G	0.100 BSC		2.54	BSC	
Η	0.008	0.015	0.21	0.38	
K	0.125	0.170	3.18	4.31	
L	0.300	0.300 BSC		BSC	
М	0 °	15 °	0 °	15°	
Ν	0.020	0.040	0.51	1.01	

PACKAGE DIMENSIONS



NOTES:

DIMENSIONING AND TOLERANCING PER ANSI Y14.5M. 1982.

CONTROLLING DIMENSION: INCH.

DIMENSION L TO CENTER OF LEADS WHEN 3

FORMED PARALLEL DIMENSION B DOES NOT INCLUDE MOLD FLASH. ROUNDED CORNERS OPTIONAL. 5.

	INC	HES	MILLIM	ETERS	
DIM	MIN MAX		MIN	MAX	
Α	0.740	0.770	18.80	19.55	
В	0.250	0.270	6.35	6.85	
С	0.145	0.175	3.69	4.44	
D	0.015	0.021	0.39	0.53	
F	0.040	0.70	1.02	1.77	
G	0.100	BSC	2.54 BSC		
Н	0.050	BSC	1.27 BSC		
J	0.008	0.015	0.21	0.38	
K	0.110	0.130	2.80	3.30	
L	0.295	0.305	7.50	7.74	
Μ	0°	10 °	0 °	10 °	
S	0.020	0.040	0.51	1.01	

MECL 10H and MECL 10K are trademarks of Motorola, Inc.

ON Semiconductor and 💷 are registered trademarks of Semiconductor Components Industries, LLC (SCILLC). SCILLC reserves the right to make changes without further notice to any products herein. SCILLC makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does SCILLC assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. "Typical" parameters which may be provided in SCILLC data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. SCILLC does not convey any license under its patent rights nor the rights of others. SCILLC products are not designed, intended, or authorized for use as components in systems intended for surgical implant into the body, or other applications intended to support or sustain life, or for any other application in which the failure of the SCILLC product could create a situation where personal injury or death may occur. Should Buyer purchase or use SCILLC products for any such unintended or unauthorized application, Buyer shall indemnify and hold SCILLC and its officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized use, even if such claim alleges that SCILLC was negligent regarding the design or manufacture of the part. SCILLC is an Equal Opportunity/Affirmative Action Employer. This literature is subject to all applicable copyright laws and is not for resale in any manner.

PUBLICATION ORDERING INFORMATION

LITERATURE FULFILLMENT

Literature Distribution Center for ON Semiconductor P.O. Box 61312, Phoenix, Arizona 85082-1312 USA Phone: 480-829-7710 or 800-344-3860 Toll Free USA/Canada Fax: 480-829-7709 or 800-344-3867 Toll Free USA/Canada Email: orderlit@onsemi.com

N. American Technical Support: 800-282-9855 Toll Free USA/Canada

Japan: ON Semiconductor, Japan Customer Focus Center 2-9-1 Kamimeguro, Meguro-ku, Tokyo, Japan 153-0051 Phone: 81-3-5773-3850

ON Semiconductor Website: http://onsemi.com

Order Literature: http://www.onsemi.com/litorder

For additional information, please contact your local Sales Representative