Power MOSFET

-60 V, -2.6 A, Single P-Channel SOT-223

Features

- TMOS7 Design for low R_{DS(on)}
- Withstands High Energy in Avalanche and Commutation Modes
- Pb-Free Packages are Available

Applications

- Power Supplies
- PWM Motor Control
- Converters
- Power Management

MAXIMUM RATINGS (T, I = 25°C unless otherwise noted)

Parame	Symbol	Value	Unit		
Drain-to-Source Voltage			V _{DSS}	-60	٧
Gate-to-Source Voltage			V _{GS}	±20	V
Continuous Drain	Steady State	T _A = 25°C	I _D	-2.6	Α
Current (Note 1)		T _A = 85°C		-2.0	
Power Dissipation (Note 1)	Steady T _A = 25°C		P _D	2.3	W
Continuous Drain	Steady State	T _A = 25°C	I _D	-1.7	Α
Current (Note 2)		T _A = 85°C		-1.3	
Power Dissipation (Note 2)		T _A = 25°C	P _D	1.0	W
Pulsed Drain Current	ulsed Drain Current tp = 10 μs			-17	Α
Operating Junction and St	T _J , T _{STG}	-55 to 175	°C		
Single Pulse Drain-to-So Energy (V_{DD} = 25 V, V_{G} = L = 10 mH, R_{G} = 25 Ω)	EAS	225	mJ		
Lead Temperature for Soldering Purposes (1/8" from case for 10 seconds)			TL	260	°C

THERMAL RESISTANCE RATINGS

Parameter	Symbol	Max	Unit
Junction-to-Tab (Drain) - Steady State (Note 2)	$R_{\theta JC}$	14	
Junction-to-Ambient - Steady State (Note 1)	$R_{\theta JA}$	65	°C/W
Junction-to-Ambient - Steady State (Note 2)	$R_{\theta JA}$	150	

Stresses exceeding Maximum Ratings may damage the device. Maximum Ratings are stress ratings only. Functional operation above the Recommended Operating Conditions is not implied. Extended exposure to stresses above the Recommended Operating Conditions may affect device reliability.

- 1. When surface mounted to an FR4 board using 1 in. pad size (Cu. area = 1.127 in² [1 oz] including traces)
- 2. When surface mounted to an FR4 board using the minimum recommended pad size (Cu. area = 0.341 in^2)




ON Semiconductor®


http://onsemi.com

V _{(BR)DSS}	R _{DS(on)} TYP	I _D MAX
-60 V	145 mΩ @ –10 V	-2.6 A

P-Channel




MARKING DIAGRAMS AND PIN ASSIGNMENT





SOT-223 **CASE 318E** STYLE 3



= Assembly Location

= Year

= Work Week

= Pb-Free Package

(Note: Microdot may be in either location)

ORDERING INFORMATION

Device	Package	Shipping [†]
NTF2955T1	SOT-223	1000/Tape & Reel
NTF2955T1G	SOT-223 (Pb-Free)	1000/Tape & Reel
NTF2955PT1G	SOT-223 (Pb-Free)	1000/Tape & Reel

†For information on tape and reel specifications, including part orientation and tape sizes, please refer to our Tape and Reel Packaging Specification Brochure, BRD8011/D.

ELECTRICAL CHARACTERISTICS (T = 25°C unless otherwise stated)

Parameter	Symbol	Test Condition		Min	Тур	Max	Unit
OFF CHARACTERISTICS							
Drain-to-Source Breakdown Voltage	V _{(BR)DSS}	$V_{GS} = 0 \text{ V}, I_D = -250 \mu\text{A}$		-60			V
Drain-to-Source Breakdown Voltage Temperature Coefficient	V _{(BR)DSS} /T _J				66.4		mV/°C
Zero Gate Voltage Drain Current	I _{DSS}	V _{GS} = 0 V,	T _J = 25°C			-1.0	μΑ
		V _{DS} = -60 V	T _J = 125°C			-50	1
Gate-to-Source Leakage Current	I _{GSS}	V _{DS} = 0 V, V _{GS} = ±20 V				±100	nA
ON CHARACTERISTICS (Note 3)							
Gate Threshold Voltage	V _{GS(TH)}	$V_{GS} = V_{DS}$	I _D = -1.0 mA	-2.0		-4.0	V
Drain-to-Source On Resistance	R _{DS(on)}	V _{GS} = -10 V	V _{GS} = -10 V, I _D = -0.75 A		145	170	mΩ
		V _{GS} = -10 \	/, I _D = -1.5 A		150	180	1
		V _{GS} = -10 V, I _D = -2.4 A			154	185	
Forward Transconductance	9 _{FS}	V _{GS} = -15 V, I _D = -0.75 A			1.77		S
CHARGES AND CAPACITANCES	•	•				•	
Input Capacitance	C _{ISS}	$V_{GS} = 0 \text{ V, f} = 1.0 \text{ MHz,}$ $V_{DS} = 25 \text{ V}$			492		pF
Output Capacitance	Coss				165		-
Reverse Transfer Capacitance	C _{RSS}				50		
Total Gate Charge	Q _{G(TOT)}	V _{GS} = 10 V, V _{DS} = 30 V, I _D = 1.5 A			14.3		nC
Threshold Gate Charge	Q _{G(TH)}				1.2		
Gate-to-Source Charge	Q _{GS}				2.3		
Gate-to-Drain Charge	Q _{GD}				5.2		
SWITCHING CHARACTERISTICS (Note 4	.)						
Turn-On Delay Time	t _{d(ON)}	V _{GS} = 10 V,	V _{DD} = 25 V,		11		ns
Rise Time	t _r	I _D = 1.5 A, R _L =	$R_G = 9.1 \Omega$ 25 Ω		7.6		
Turn-Off Delay Time	t _{d(OFF)}	1	_		65		
Fall Time	t _f	1			38		
DRAIN-SOURCE DIODE CHARACTERIS	TICS						
Forward Diode Voltage	V _{SD}	V _{GS} = 0 V,	T _J = 25°C		-1.10	-1.30	٧
		$I_{S} = 1.5 \text{ A}$ $T_{J} = 125^{\circ}\text{C}$			-0.9		
Reverse Recovery Time	t _{RR}	$V_{GS} = 0 \text{ V, } dl_S/dt = 100 \text{ A/}\mu\text{s,}$ $l_S = 1.5 \text{ A}$			36		
Charge Time	ta				20		ns
Discharge Time	t _b				16		
Reverse Recovery Charge	Q _{RR}				0.139		nC

Pulse Test: pulse width ≤ 300μs, duty cycle ≤ 2%.
 Switching characteristics are independent of operating junction temperatures.

TYPICAL PERFORMANCE CURVES (T_J = 25°C unless otherwise noted)




Figure 1. On-Region Characteristics




Figure 2. Transfer Characteristics




Figure 3. On-Resistance versus Drain Current and Temperature





Figure 4. On-Resistance versus Drain Current and Gate Voltage



Temperature





Figure 6. Drain-to-Source Leakage Current versus Voltage

TYPICAL PERFORMANCE CURVES (T_J = 25°C unless otherwise noted)



GATE-TO-SOURCE OR DRAIN-TO-SOURCE VOLTAGE (VOLTS)

Figure 7. Capacitance Variation

Figure 8. Gate-to-Source and Drain-to-Source Voltage versus Total Charge




Figure 9. Resistive Switching Time Variation versus Gate Resistance




Figure 10. Diode Forward Voltage versus Current




Figure 11. Maximum Rated Forward Biased Safe Operating Area






Figure 12. Maximum Avalanche Energy versus Starting Junction Temperature

PACKAGE DIMENSIONS

SOT-223 (TO-261) CASE 318E-04 ISSUE M





NOTES:


- DIMENSIONING AND TOLERANCING PER ANSI
- Y14.5M, 1982.
- 2. CONTROLLING DIMENSION: INCH.

	MILLIMETERS			INCHES		
DIM	MIN	NOM	MAX	MIN	NOM	MAX
Α	1.50	1.63	1.75	0.060	0.064	0.068
A1	0.02	0.06	0.10	0.001	0.002	0.004
b	0.60	0.75	0.89	0.024	0.030	0.035
b1	2.90	3.06	3.20	0.115	0.121	0.126
С	0.24	0.29	0.35	0.009	0.012	0.014
D	6.30	6.50	6.70	0.249	0.256	0.263
E	3.30	3.50	3.70	0.130	0.138	0.145
е	2.20	2.30	2.40	0.087	0.091	0.094
e1	0.85	0.94	1.05	0.033	0.037	0.041
L1	1.50	1.75	2.00	0.060	0.069	0.078
HE	6.70	7.00	7.30	0.264	0.276	0.287
A	0°	_	10°	0°	_	10°

STYLE 3:

- PIN 1. GATE
- 2. DRAIN 3. SOURCE
- 3. SOURC

SOLDERING FOOTPRINT*



*For additional information on our Pb-Free strategy and soldering details, please download the ON Semiconductor Soldering and Mounting Techniques Reference Manual, SOLDERRM/D.

ON Semiconductor and are registered trademarks of Semiconductor Components Industries, LLC (SCILLC). SCILLC reserves the right to make changes without further notice to any products herein. SCILLC makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does SCILLC assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. "Typical" parameters which may be provided in SCILLC data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. SCILLC does not convey any license under its patent rights nor the rights of others. SCILLC products are not designed, intended, or authorized for use as components in systems intended for surgical implant into the body, or other applications intended to support or sustain life, or for any other application in which the failure of the SCILLC product could create a situation where personal injury or death may occur. Should Buyer purchase or use SCILLC products for any such unintended or unauthorized application, Buyer shall indemnify and hold SCILLC and its officers, employees, subsidiaries, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized use, even if such claim alleges that SCILLC was negligent regarding the design or manufacture of the part. SCILLC is an Equal Opportunity/Affirmative Action Employer. This literature is subject to all applicable copyright laws and is not for resale in any manner.

PUBLICATION ORDERING INFORMATION

LITERATURE FULFILLMENT:

Literature Distribution Center for ON Semiconductor P.O. Box 5163, Denver, Colorado 80217 USA Phone: 303-675-2175 or 800-344-3860 Toll Free USA/Canada Fax: 303-675-2176 or 800-344-3867 Toll Free USA/Canada Email: orderlitt@onsemi.com N. American Technical Support: 800-282-9855 Toll Free USA/Canada

Europe, Middle East and Africa Technical Support: Phone: 421 33 790 2910

Japan Customer Focus Center Phone: 81–3–5773–3850 ON Semiconductor Website: www.onsemi.com

Order Literature: http://www.onsemi.com/orderlit

For additional information, please contact your local Sales Representative