### INTEGRATED CIRCUITS

# DATA SHEET

# **74ABT646A**

Octal bus transceiver/register (3-State)

Product specification Supersedes data of 1995 Sep 06 IC23 Data Handbook





# Octal bus transceiver/register (3-State)

#### **74ABT646A**

#### **FEATURES**

- Combines 74ABT245 and 74ABT374 type functions in one device
- Independent registers for A and B buses
- Live insertion/extraction permitted
- Power-up 3-State
- Power-up reset
- Multiplexed real-time and stored data
- Output capability: +64mA/-32mA
- Latch-up protection exceeds 500mA per Jedec Std 17
- ESD protection exceeds 2000 V per MIL STD 883 Method 3015 and 200 V per Machine Model

#### **DESCRIPTION**

The 74ABT646A high-performance BiCMOS device combines low static and dynamic power dissipation with high speed and high output drive.

The 74ABT646A transceiver/register consists of bus transceiver circuits with 3-State outputs, D-type flip-flops, and control circuitry arranged for multiplexed transmission of data directly from the input bus or the internal registers. Data on the A or B bus will be clocked into the registers as the appropriate clock pin goes High. Output Enable (OE) and DIR pins are provided to control the transceiver function. In the transceiver mode, data present at the high impedance port may be stored in either the A or B register or both.

The Select (SAB, SBA) pins determine whether data is stored or transferred through the device in real-time. The DIR determines which bus will receive data when the  $\overline{OE}$  is active (Low). In the isolation mode ( $\overline{OE}$  = High), data from Bus A may be stored in the B register and/or data from Bus B may be stored in the A register. When an output function is disabled, the input function is still enabled and may be used to store and transmit data. Only one of the two buses, A or B, may be driven at a time. The examples on the next page demonstrate the four fundamental bus management functions that can be performed with the 74ABT646A.


#### **QUICK REFERENCE DATA**

| SYMBOL                               | PARAMETER                                 | CONDITIONS<br>T <sub>amb</sub> = 25°C; GND = 0V             | TYPICAL    | UNIT |
|--------------------------------------|---|---|------------|------|
| t <sub>PLH</sub><br>t <sub>PHL</sub> | Propagation delay<br>An to Bn or Bn to An | $C_L = 50pF; V_{CC} = 5V$                                   | 3.2<br>3.7 | ns   |
| C <sub>IN</sub>                      | Input capacitance<br>CP, S, OE, DIR       | V <sub>I</sub> = 0V or V <sub>CC</sub>                      | 4          | pF   |
| C <sub>I/O</sub>                     | I/O capacitance                           | Outputs disabled;<br>V <sub>O</sub> = 0V or V <sub>CC</sub> | 7          | pF   |
| I <sub>CCZ</sub>                     | Total supply current                      | Outputs disabled; V <sub>CC</sub> =5.5V                     | 110        | μΑ   |

#### ORDERING INFORMATION

| PACKAGES                    | TEMPERATURE RANGE | OUTSIDE NORTH AMERICA | NORTH AMERICA | DWG NUMBER |
|-----------------------------|-------------------|-----------------------|---------------|------------|
| 24-Pin Plastic DIP          | -40°C to +85°C    | 74ABT646A N           | 74ABT646A N   | SOT222-1   |
| 24-Pin plastic SO           | -40°C to +85°C    | 74ABT646A D           | 74ABT646A D   | SOT137-1   |
| 24-Pin Plastic SSOP Type II | -40°C to +85°C    | 74ABT646A DB          | 74ABT646A DB  | SOT340-1   |
| 24-Pin Plastic TSSOP Type I | -40°C to +85°C    | 74ABT646A PW          | 7ABT646APW DH | SOT355-1   |

#### **PIN CONFIGURATION**




#### **PIN DESCRIPTION**

| PIN NUMBER                        | SYMBOL          | FUNCTION                                  |
|-----------------------------------|-----------------|---|
| 1, 23                             | CPAB /<br>CPBA  | A to B clock input / B to A clock input   |
| 2, 22                             | SAB / SBA       | A to B select input / B to A select input |
| 3                                 | DIR             | Direction control input                   |
| 4, 5, 6, 7,<br>8, 9, 10, 11       | A0 – A7         | Data inputs/outputs (A side)              |
| 20, 19, 18, 17,<br>16, 15, 14, 13 | B0 – B7         | Data inputs/outputs (B side)              |
| 21                                | ŌĒ              | Output enable input (active-Low)          |
| 12                                | GND             | Ground (0V)                               |
| 24                                | V <sub>CC</sub> | Positive supply voltage                   |


# Octal bus transceiver/register (3-State)


### 74ABT646A

#### **LOGIC SYMBOL**



### LOGIC SYMBOL (IEEE/IEC)





### 74ABT646A

#### **FUNCTION TABLE**


|        |        | INPUTS      | 3           |        |        | DATA                | A I/O               | OPERATING MODE                                      |
|--------|--------|-------------|-------------|--------|--------|---------------------|---------------------|---|
| ŌĒ     | DIR    | СРАВ        | СРВА        | SAB    | SBA    | An                  | Bn                  | OFERATING MODE                                      |
| Х      | Х      | 1           | Х           | Х      | Χ      | Input               | Unspecified output* | Store A, B unspecified                              |
| Х      | Х      | Х           | $\uparrow$  | Х      | Χ      | Unspecified output* | Input               | Store B, A unspecified                              |
| H<br>H | X<br>X | ↑<br>H or L | ↑<br>H or L | X<br>X | X<br>X | Input               | Input               | Store A and B data<br>Isolation, hold storage       |
| L<br>L | L<br>L | X<br>X      | X<br>H or L | X<br>X | L<br>H | Output              | Input               | Real time B data to A bus<br>Stored B data to A bus |
| L<br>L | H<br>H | X<br>H or L | X<br>X      | L<br>H | X<br>X | Input               | Output              | Real time A data to B bus<br>Stored A data to B bus |

H = High voltage level
L = Low voltage level

Don't care

Low-to-High clock transition
The data output function may be enabled or disabled by various signals at the OE input. Data input functions are always enabled, i.e., data at the bus pins will be stored on every Low-to-High transition of the clock.

#### **LOGIC DIAGRAM**



# Octal bus transceiver/register (3-State)

74ABT646A

#### ABSOLUTE MAXIMUM RATINGS<sup>1, 2</sup>

| SYMBOL           | PARAMETER                      | CONDITIONS                  | RATING       | UNIT |
|------------------|--------------------------------|-----------------------------|--------------|------|
| V <sub>CC</sub>  | DC supply voltage              |                             | -0.5 to +7.0 | V    |
| I <sub>IK</sub>  | DC input diode current         | V <sub>I</sub> < 0          | -18          | mA   |
| VI               | DC input voltage <sup>3</sup>  |                             | -1.2 to +7.0 | V    |
| I <sub>OK</sub>  | DC output diode current        | V <sub>O</sub> < 0          | -50          | mA   |
| V <sub>OUT</sub> | DC output voltage <sup>3</sup> | output in Off or High state | -0.5 to +5.5 | V    |
| l <sub>OUT</sub> | DC output current              | output in Low state         | 128          | mA   |
| T <sub>stg</sub> | Storage temperature range      |                             | -65 to 150   | °C   |

#### NOTES:

1. Stresses beyond those listed may cause permanent damage to the device. These are stress ratings only and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

2. The performance capability of a high-performance integrated circuit in conjunction with its thermal environment can create junction temperatures which are detrimental to reliability. The maximum junction temperature of this integrated circuit should not exceed 150°C.

3. The input and output voltage ratings may be exceeded if the input and output current ratings are observed.

#### **RECOMMENDED OPERATING CONDITIONS**

| SYMBOL           | PARAMETER                            | LIM | ITS             | UNIT |
|------------------|--------------------------------------|-----|-----------------|------|
| STWIBOL          | FARAMETER                            | Min | Max             | UNIT |
| V <sub>CC</sub>  | DC supply voltage                    | 4.5 | 5.5             | V    |
| VI               | Input voltage                        | 0   | V <sub>CC</sub> | V    |
| V <sub>IH</sub>  | High-level input voltage             | 2.0 |                 | V    |
| V <sub>IL</sub>  | Low-level Input voltage              |     | 0.8             | V    |
| I <sub>OH</sub>  | High-level output current            |     | -32             | mA   |
| I <sub>OL</sub>  | Low-level output current             |     | 64              | mA   |
| Δt/Δν            | Input transition rise or fall rate   | 0   | 10              | ns/V |
| T <sub>amb</sub> | Operating free-air temperature range | -40 | +85             | °C   |

# Octal bus transceiver/register (3-State)

### 74ABT646A

#### DC ELECTRICAL CHARACTERISTICS

|                                    |  |                 |  |     |                     | LIMITS |                    |      |      |
|------------------------------------|--|-----------------|--|-----|---------------------|--------|--------------------|------|------|
| SYMBOL                             | PARAN  | IETER           | TEST CONDITIONS  | Tai | <sub>nb</sub> = +25 | °C     | T <sub>amb</sub> = |      | UNIT |
|                                    |  |                 |  | Min | Тур                 | Max    | Min                | Max  |      |
| V <sub>IK</sub>                    | Input clamp vol                              | tage            | $V_{CC} = 4.5V; I_{IK} = -18mA$  |     | -0.9                | -1.2   |                    | -1.2 | V    |
|                                    |  |                 | $V_{CC} = 4.5V$ ; $I_{OH} = -3mA$ ; $V_I = V_{IL}$ or $V_{IH}$   | 2.5 | 3.0                 |        | 2.5                |      | V    |
| V <sub>OH</sub>                    | High-level outp                              | out voltage     | $V_{CC} = 5.0V$ ; $I_{OH} = -3mA$ ; $V_I = V_{IL}$ or $V_{IH}$   | 3.0 | 3.5                 |        | 3.0                |      | V    |
|                                    |  |                 | $V_{CC} = 4.5V$ ; $I_{OH} = -32mA$ ; $V_I = V_{IL}$ or $V_{IH}$  | 2.0 | 2.4                 |        | 2.0                |      | V    |
| V <sub>OL</sub>                    | Low-level outp                               | ut voltage      | $V_{CC} = 4.5V$ ; $I_{OL} = 64mA$ ; $V_I = V_{IL}$ or $V_{IH}$   |     | 0.3                 | 0.55   |                    | 0.55 | V    |
| V <sub>RST</sub>                   | Power-up outpout<br>voltage <sup>3</sup>     | ut low          | $V_{CC} = 5.5V$ ; $I_O = 1mA$ ; $V_I = GND$ or $V_{CC}$  |     | 0.13                | 0.55   |                    | 0.55 | V    |
| ,                                  | Input leakage                                | Control pins    | V <sub>CC</sub> = 5.5V; V <sub>I</sub> = GND or 5.5V   |     | ±0.01               | ±1.0   |                    | ±1.0 | μΑ   |
| I <sub>I</sub>                     | current                                      | Data pins       | $V_{CC} = 5.5V$ ; $V_I = GND \text{ or } 5.5V$   |     | ±5                  | ±100   |                    | ±100 | μΑ   |
| I <sub>OFF</sub>                   | Power-off leakage current                    |                 | $V_{CC} = 0.0V$ ; $V_O$ or $V_I \le 4.5V$  |     | ±5.0                | ±100   |                    | ±100 | μΑ   |
| I <sub>PU</sub> /I <sub>PD</sub>   | Power-up/dowi<br>output current <sup>4</sup> |                 | $V_{\underline{CC}}$ = 2.1V; $V_{\underline{O}}$ = 0.5V; $V_{\underline{I}}$ = GND or $V_{\underline{CC}}$ ; $V_{\underline{OE}}$ = Don't care |     | ±5.0                | ±50    |                    | ±50  | μА   |
| I <sub>IH</sub> + I <sub>OZH</sub> | 3-State output                               | High current    | $V_{CC} = 5.5V; V_O = 2.7V; V_I = V_{IL} \text{ or } V_{IH}$   |     | 5.0                 | 50     |                    | 50   | μА   |
| I <sub>IL</sub> + I <sub>OZL</sub> | 3-State output                               | Low current     | $V_{CC} = 5.5V; V_O = 0.5V; V_I = V_{IL} \text{ or } V_{IH}$   |     | -5.0                | -50    |                    | -50  | μА   |
| I <sub>CEX</sub>                   | Output High lea                              | akage current   | $V_{CC}$ = 5.5V; $V_{O}$ = 5.5V; $V_{I}$ = GND or $V_{CC}$   |     | 5.0                 | 50     |                    | 50   | μА   |
| Io                                 | Output current                               | , 5             | $V_{CC} = 5.5V; V_{O} = 2.5V$  | -40 | -65                 | -180   | -40                | -180 | mA   |
| I <sub>CCH</sub>                   |  |                 | $V_{CC}$ = 5.5V; Outputs High, $V_{I}$ = GND or $V_{CC}$   |     | 110                 | 250    |                    | 250  | μА   |
| I <sub>CCL</sub>                   | Quiescent supply current                     |                 | $V_{CC}$ = 5.5V; Outputs Low, $V_I$ = GND or $V_{CC}$  |     | 20                  | 30     |                    | 30   | mA   |
| I <sub>CCZ</sub>                   |  |                 | $V_{CC}$ = 5.5V; Outputs 3–State;<br>V <sub>I</sub> = GND or V <sub>CC</sub>   |     | 110                 | 250    |                    | 250  | μА   |
| Δl <sub>CC</sub>                   | Additional suppinput pin <sup>2</sup>        | oly current per | $V_{CC}$ = 5.5V; one input at 3.4V, other inputs at $V_{CC}$ or GND; $V_{CC}$ = 5.5V   |     | 0.6                 | 1.5    |                    | 1.5  | mA   |

- Not more than one output should be tested at a time, and the duration of the test should not exceed one second.
   This is the increase in supply current for each input at 3.4V.
   For valid test results, data must not be loaded into the flip-flops (or latches) after applying the power.
   This parameter is valid for any V<sub>CC</sub> between 0V and 2.1V, with a transition time of up to 10msec. From V<sub>CC</sub> = 2.1V to V<sub>CC</sub> = 5V ± 10%, a transition time of up to 100µsec in permitted.

5. This data sheet limit may vary among suppliers.

# Octal bus transceiver/register (3-State)

# 74ABT646A

#### **AC CHARACTERISTICS**

GND = 0V,  $t_R$  =  $t_F$  = 2.5ns,  $C_L$  = 50pF,  $R_L$  = 500 $\Omega$ 

|  |   |          |            |  | LIMITS                  |            |                              |      |
|--|---|----------|------------|--|-------------------------|------------|------------------------------|------|
| SYMBOL                                 | PARAMETER                                     | WAVEFORM | ٦          | Γ <sub>amb</sub> = +25 <sup>ο</sup><br>V <sub>CC</sub> = +5.0\ | C<br>/                  | +8         | = -40 to<br>5°C<br>.0V ±0.5V | UNIT |
|  |   |          | Min        | Тур  | Max                     | Min        | Max                          |      |
| f <sub>MAX</sub>                       | Maximum clock frequency                       | 1        | 125        | 350  |                         | 125        |                              | MHz  |
| t <sub>PLH</sub><br>t <sub>PHL</sub>   | Propagation delay<br>CPAB to Bn or CPBA to An | 1        | 2.2<br>1.7 | 3.9<br>4.4   | 5.1<br>5.2 <sup>1</sup> | 2.2<br>1.7 | 5.6<br>5.6                   | ns   |
| t <sub>PLH</sub><br>t <sub>PHL</sub>   | Propagation delay<br>An to Bn or Bn to An     | 2        | 1.5<br>1.5 | 3.2<br>3.7   | 4.3<br>4.6              | 1.5<br>1.5 | 4.8<br>5.4                   | ns   |
| t <sub>PLH</sub><br>t <sub>PHL</sub>   | Propagation delay<br>SAB to Bn or SBA to An   | 2<br>3   | 1.5<br>1.5 | 3.8<br>4.4   | 5.1<br>5.3 <sup>1</sup> | 1.5<br>1.5 | 6.5<br>5.9                   | ns   |
| t <sub>PZH</sub><br>t <sub>PZL</sub>   | Output enable time<br>OE to An or Bn          | 5<br>6   | 1.5<br>3.0 | 3.5<br>4.5   | 5.3<br>7.4              | 1.5<br>3.0 | 6.3<br>8.8                   | ns   |
| t <sub>PHZ</sub> 1<br>t <sub>PLZ</sub> | Output disable time<br>OE to An or Bn         | 5<br>6   | 1.5<br>1.5 | 4.0<br>3.3   | 4.8 <sup>1</sup><br>4.0 | 1.5<br>1.5 | 5.3 <sup>1</sup><br>4.5      | ns   |
| t <sub>PZH</sub><br>t <sub>PZL</sub>   | Output enable time<br>DIR to An or Bn         | 5<br>6   | 1.5<br>2.5 | 3.9<br>4.7   | 5.7<br>9.0              | 1.2<br>2.5 | 6.7<br>9.5                   | ns   |
| t <sub>PHZ</sub><br>t <sub>PLZ</sub>   | Output disable time<br>DIR to An or Bn        | 5<br>6   | 1.5<br>1.5 | 4.0<br>3.5   | 5.0<br>4.7              | 1.5<br>1.5 | 5.7<br>6.0                   | ns   |

<sup>1.</sup> This data sheet limit may vary among suppliers.

### **AC SETUP REQUIREMENTS**

GND = 0V,  $t_R$  =  $t_F$  = 2.5ns,  $C_L$  = 50pF,  $R_L$  = 500 $\Omega$ 


|  |  |          |                                      | LIMITS             |   |      |  |  |  |
|--|--|----------|--------------------------------------|--------------------|---|------|--|--|--|
| SYMBOL                                   | PARAMETER                                | WAVEFORM | T <sub>amb</sub> = V <sub>CC</sub> = | : +25°C<br>: +5.0V | $T_{amb}$ = -40 to +85°C $V_{CC}$ = +5.0V $\pm 0.5$ V | UNIT |  |  |  |
|  |  |          | Min                                  | Тур                | Min   |      |  |  |  |
| t <sub>S</sub> (H)<br>t <sub>S</sub> (L) | Setup time<br>An to CPAB, Bn to CPBA     | 4        | 3.0<br>3.0                           | 0.7<br>0.7         | 3.0<br>3.0  | ns   |  |  |  |
| t <sub>h</sub> (H)<br>t <sub>h</sub> (L) | Hold time<br>An to CPAB, Bn to CPBA      | 4        | 0.0<br>0.0                           | -0.5<br>-0.5       | 0.0<br>0.0  | ns   |  |  |  |
| t <sub>w</sub> (H)<br>t <sub>w</sub> (L) | Pulse width, High or Low<br>CPAB or CPBA | 1        | 4.0<br>4.0                           | 0.9<br>1.4         | 4.0<br>4.0  | ns   |  |  |  |

# Octal bus transceiver/register (3-State)


### 74ABT646A

#### **AC WAVEFORMS**


 $V_{M} = 1.5V, V_{IN} = GND \text{ to } 3.0V$ 




Waveform 1. Propagation Delay, Clock Input to Output, Clock Pulse Width, and Maximum Clock Frequency




Waveform 2. Propagation Delay, SAB to Bn or SBA to An, An to Bn or Bn to An




Waveform 3. Propagation Delay, SBA to An or SAB to Bn



Waveform 4. Data Setup and Hold Times




Waveform 5. 3-State Output Enable Time to High Level and Output Disable Time from High Level



Waveform 6. 3-State Output Enable Time to Low Level and Output Disable Time from Low Level

74ABT646A

#### **TEST CIRCUIT AND WAVEFORM**





# Octal bus transceiver/register (3-State)

# 74ABT646A

### DIP24: plastic dual in-line package; 24 leads (300 mil)

SOT222-1





#### DIMENSIONS (millimetre dimensions are derived from the original inch dimensions)

| UNIT   | A<br>max. | A <sub>1</sub><br>min. | A <sub>2</sub><br>max. | b              | b <sub>1</sub> | С              | D <sup>(1)</sup> | E <sup>(1)</sup> | е     | e <sub>1</sub> | L              | ME           | Мн             | w    | Z <sup>(1)</sup><br>max. |
|--------|-----------|------------------------|------------------------|----------------|----------------|----------------|------------------|------------------|-------|----------------|----------------|--------------|----------------|------|--------------------------|
| mm     | 4.70      | 0.38                   | 3.94                   | 1.63<br>1.14   | 0.56<br>0.43   | 0.36<br>0.25   | 31.9<br>31.5     | 6.73<br>6.48     | 2.54  | 7.62           | 3.51<br>3.05   | 8.13<br>7.62 | 10.03<br>7.62  | 0.25 | 2.05                     |
| inches | 0.185     | 0.015                  | 0.155                  | 0.064<br>0.045 | 0.022<br>0.017 | 0.014<br>0.010 | 1.256<br>1.240   | 0.265<br>0.255   | 0.100 | 0.300          | 0.138<br>0.120 | 0.32<br>0.30 | 0.395<br>0.300 | 0.01 | 0.081                    |

#### Note


1. Plastic or metal protrusions of 0.01 inches maximum per side are not included.

| OUTLINE  |     | REFER    | RENCES | EUROPEAN   | ISSUE DATE |
|----------|-----|----------|--------|------------|------------|
| VERSION  | IEC | JEDEC    | EIAJ   | PROJECTION | ISSUE DATE |
| SOT222-1 |     | MS-001AF |        |            | 95-03-11   |

### 74ABT646A

### SO24: plastic small outline package; 24 leads; body width 7.5 mm

SOT137-1



| UNIT   | A<br>max. | A <sub>1</sub> | A <sub>2</sub> | A <sub>3</sub> | bp             | С              | D <sup>(1)</sup> | E <sup>(1)</sup> | e     | HE             | L     | Lp             | Q              | >    | w    | у     | z <sup>(1)</sup> | θ  |
|--------|-----------|----------------|----------------|----------------|----------------|----------------|------------------|------------------|-------|----------------|-------|----------------|----------------|------|------|-------|------------------|----|
| mm     | 2.65      | 0.30<br>0.10   | 2.45<br>2.25   | 0.25           | 0.49<br>0.36   | 0.32<br>0.23   | 15.6<br>15.2     | 7.6<br>7.4       | 1.27  | 10.65<br>10.00 | 1.4   | 1.1<br>0.4     | 1.1<br>1.0     | 0.25 | 0.25 | 0.1   | 0.9<br>0.4       | 8° |
| inches | 0.10      | 0.012<br>0.004 | 0.096<br>0.089 | 0.01           | 0.019<br>0.014 | 0.013<br>0.009 | 0.61<br>0.60     | 0.30<br>0.29     | 0.050 | 0.419<br>0.394 | 0.055 | 0.043<br>0.016 | 0.043<br>0.039 | 0.01 | 0.01 | 0.004 | 0.035<br>0.016   | 0° |

#### Note


1. Plastic or metal protrusions of 0.15 mm maximum per side are not included.

| OUTLINE  |        | REFER    | ENCES | EUROPEAN   | ISSUE DATE                      |
|----------|--------|----------|-------|------------|---------------------------------|
| VERSION  | IEC    | JEDEC    | EIAJ  | PROJECTION | ISSUE DATE                      |
| SOT137-1 | 075E05 | MS-013AD |       |            | <del>95-01-24</del><br>97-05-22 |

### 74ABT646A

### SSOP24: plastic shrink small outline package; 24 leads; body width 5.3 mm

SOT340-1



| UNIT | A<br>max. | Α1           | A <sub>2</sub> | A <sub>3</sub> | bp           | С            | D <sup>(1)</sup> | E <sup>(1)</sup> | е    | HE         | L    | Lp           | Q          | v   | w    | у   | Z <sup>(1)</sup> | θ        |
|------|-----------|--------------|----------------|----------------|--------------|--------------|------------------|------------------|------|------------|------|--------------|------------|-----|------|-----|------------------|----------|
| mm   | 2.0       | 0.21<br>0.05 | 1.80<br>1.65   | 0.25           | 0.38<br>0.25 | 0.20<br>0.09 | 8.4<br>8.0       | 5.4<br>5.2       | 0.65 | 7.9<br>7.6 | 1.25 | 1.03<br>0.63 | 0.9<br>0.7 | 0.2 | 0.13 | 0.1 | 0.8<br>0.4       | 8°<br>0° |

#### Note

1. Plastic or metal protrusions of 0.20 mm maximum per side are not included.


| OUTLINE  | TLINE REFERENCES |          |      |  | EUROPEAN   | ISSUE DATE                      |
|----------|------------------|----------|------|--|------------|---------------------------------|
| VERSION  | IEC              | JEDEC    | EIAJ |  | PROJECTION | ISSUE DATE                      |
| SOT340-1 |                  | MO-150AG |      |  |            | <del>93-09-08</del><br>95-02-04 |

# Octal bus transceiver/register (3-State)

74ABT646A

TSSOP24: plastic thin shrink small outline package; 24 leads; body width 4.4 mm

SOT355-1



| UNIT | A<br>max. | Α1           | A <sub>2</sub> | A <sub>3</sub> | bр           | c          | D <sup>(1)</sup> | E <sup>(2)</sup> | е    | HE         | L   | Lp           | Ø          | v   | w    | у   | Z <sup>(1)</sup> | θ        |
|------|-----------|--------------|----------------|----------------|--------------|------------|------------------|------------------|------|------------|-----|--------------|------------|-----|------|-----|------------------|----------|
| mm   | 1.10      | 0.15<br>0.05 | 0.95<br>0.80   | 0.25           | 0.30<br>0.19 | 0.2<br>0.1 | 7.9<br>7.7       | 4.5<br>4.3       | 0.65 | 6.6<br>6.2 | 1.0 | 0.75<br>0.50 | 0.4<br>0.3 | 0.2 | 0.13 | 0.1 | 0.5<br>0.2       | 8°<br>0° |

#### Notes

- 1. Plastic or metal protrusions of 0.15 mm maximum per side are not included.
- 2. Plastic interlead protrusions of 0.25 mm maximum per side are not included.

| OUTLINE  |     | REFER    | ENCES | EUROPEAN   | ISSUE DATE                       |
|----------|-----|----------|-------|------------|----------------------------------|
| VERSION  | IEC | JEDEC    | EIAJ  | PROJECTION | 1330E DATE                       |
| SOT355-1 |     | MO-153AD |       |            | <del>-93-06-16</del><br>95-02-04 |

# Octal bus transceiver/register (3-State)

74ABT646A

#### Data sheet status

| Data sheet status         | Product status | Definition [1]  |
|---------------------------|----------------|---|
| Objective specification   | Development    | This data sheet contains the design target or goal specifications for product development. Specification may change in any manner without notice.   |
| Preliminary specification | Qualification  | This data sheet contains preliminary data, and supplementary data will be published at a later date. Philips Semiconductors reserves the right to make chages at any time without notice in order to improve design and supply the best possible product. |
| Product specification     | Production     | This data sheet contains final specifications. Philips Semiconductors reserves the right to make changes at any time without notice in order to improve design and supply the best possible product.  |

<sup>[1]</sup> Please consult the most recently issued datasheet before initiating or completing a design.

#### **Definitions**

**Short-form specification** — The data in a short-form specification is extracted from a full data sheet with the same type number and title. For detailed information see the relevant data sheet or data handbook.

Limiting values definition — Limiting values given are in accordance with the Absolute Maximum Rating System (IEC 134). Stress above one or more of the limiting values may cause permanent damage to the device. These are stress ratings only and operation of the device at these or at any other conditions above those given in the Characteristics sections of the specification is not implied. Exposure to limiting values for extended periods may affect device reliability.

**Application information** — Applications that are described herein for any of these products are for illustrative purposes only. Philips Semiconductors make no representation or warranty that such applications will be suitable for the specified use without further testing or modification.

#### **Disclaimers**

**Life support** — These products are not designed for use in life support appliances, devices or systems where malfunction of these products can reasonably be expected to result in personal injury. Philips Semiconductors customers using or selling these products for use in such applications do so at their own risk and agree to fully indemnify Philips Semiconductors for any damages resulting from such application.

Right to make changes — Philips Semiconductors reserves the right to make changes, without notice, in the products, including circuits, standard cells, and/or software, described or contained herein in order to improve design and/or performance. Philips Semiconductors assumes no responsibility or liability for the use of any of these products, conveys no license or title under any patent, copyright, or mask work right to these products, and makes no representations or warranties that these products are free from patent, copyright, or mask work right infringement, unless otherwise specified.

Philips Semiconductors 811 East Arques Avenue P.O. Box 3409 Sunnyvale, California 94088–3409 Telephone 800-234-7381 © Copyright Philips Electronics North America Corporation 1998 All rights reserved. Printed in U.S.A.

print code Date of release: 05-96

Document order number: 9397-750-03803

Let's make things better.

Philips Semiconductors



