Single D-type flip-flop; positive-edge trigger Rev. 05 — 2 July 2007

Product data sheet

General description 1.

74AHC1G79 and 74AHCT1G79 are high-speed Si-gate CMOS devices. They provide a single positive-edge triggered D-type flip-flop.

Information on the data input is transferred to the Q output on the LOW-to-HIGH transition of the clock pulse. The D input must be stable one set-up time prior to the LOW-to-HIGH clock transition for predictable operation.

The AHC device has CMOS input switching levels and supply voltage range 2 V to 5.5 V.

The AHCT device has TTL input switching levels and supply voltage range 4.5 V to 5.5 V.

2. **Features**

- Symmetrical output impedance
- High noise immunity
- Low power dissipation
- Balanced propagation delays
- SOT353-1 and SOT753 package options
- ESD protection:
 - HBM JESD22-A114E: exceeds 2000 V
 - MM JESD22-A115-A: exceeds 200 V
 - CDM JESD22-C101C: exceeds 1000 V
- Specified from –40 °C to +125 °C

Ordering information 3.

Table 1. **Ordering information**

Type number	Package										
	Temperature range	Name	Description	Version							
74AHC1G79GW	–40 °C to +125 °C	TSSOP5	plastic thin shrink small outline package; 5 leads;	SOT353-1							
74AHCT1G79GW			body width 1.25 mm								
74AHC1G79GV	–40 °C to +125 °C	SC-74A	plastic surface-mounted package; 5 leads	SOT753							
74AHCT1G79GV											





Single D-type flip-flop; positive-edge trigger

4. Marking

Table 2. Marking codes	
Type number	Marking
74AHC1G79GW	AP
74AHC1G79GV	A79
74AHCT1G79GW	CP
74AHCT1G79GV	C79

5. Functional diagram






Single D-type flip-flop; positive-edge trigger

6. Pinning information

6.1 Pinning



6.2 Pin description

Table 3.	Pin description	
Symbol	Pin	Description
D	1	data input
CP	2	clock pulse input
GND	3	ground (0 V)
Q	4	data output
V _{CC}	5	supply voltage

7. Functional description

Table 4. Function table^[1]

Inputs CP		Output
СР	D	Q + 1
\uparrow	L	L
\uparrow	Н	Н
L	Х	Q

[1] H = HIGH voltage level;

L = LOW voltage level;

 \uparrow = LOW-to-HIGH CP transition;

X = don't care;

Q + 1 = state after the next LOW-to-HIGH CP transition.

Single D-type flip-flop; positive-edge trigger

8. Limiting values

Table 5. Limiting values

In accordance with the Absolute Maximum Rating System (IEC 60134). Voltages are referenced to GND (ground = 0 V).

Symbol	Parameter	Conditions	Min	Max	Unit
V _{CC}	supply voltage		-0.5	+7.0	V
VI	input voltage		-0.5	+7.0	V
I _{IK}	input clamping current	V _I < -0.5 V	-20	-	mA
I _{OK}	output clamping current	$V_{\rm O}$ < –0.5 V or $V_{\rm O}$ > $V_{\rm CC}$ + 0.5 V	<u>[1]</u> _	±20	mA
lo	output current	$-0.5 \text{ V} < \text{V}_{\text{O}} < \text{V}_{\text{CC}} + 0.5 \text{ V}$	-	±25	mA
I _{CC}	supply current		-	75	mA
I _{GND}	ground current		-75	-	mA
T _{stg}	storage temperature		-65	+150	°C
P _{tot}	total power dissipation	$T_{amb} = -40 \ ^{\circ}C$ to +125 $^{\circ}C$	[2] _	250	mW

[1] The input and output voltage ratings may be exceeded if the input and output current ratings are observed.

[2] For both TSSOP5 and SC-74A packages: above 87.5 °C the value of Ptot derates linearly with 4.0 mW/K.

9. Recommended operating conditions

Table 6. Recommended operating conditions

Voltages are referenced to GND (ground = 0 V).

Symbol	Parameter	Conditions	74	AHC1G	79	74	Unit		
			Min	Тур	Max	Min	Тур	Max	
V _{CC}	supply voltage		2.0	5.0	5.5	4.5	5.0	5.5	V
VI	input voltage		0	-	5.5	0	-	5.5	V
Vo	output voltage		0	-	V _{CC}	0	-	V _{CC}	V
T _{amb}	ambient temperature		-40	+25	+125	-40	+25	+125	°C
$\Delta t / \Delta V$	input transition rise	V_{CC} = 3.3 V \pm 0.3 V	-	-	100	-	-	-	ns/V
and fall rate		$V_{CC} = 5.0 \text{ V} \pm 0.5 \text{ V}$	-	-	20	-	-	20	ns/V

10. Static characteristics

Table 7. Static characteristics

Voltages are referenced to GND (ground = 0 V).

Symbol	Parameter	Conditions		25 °C		_40 °C t	o +85 °C	_40 °C t	Unit	
			Min	Тур	Max	Min	Max	Min	Max	
For type	74AHC1G79									
V _{IH}	HIGH-level input voltage	V _{CC} = 2.0 V	1.5	-	-	1.5	-	1.5	-	V
		$V_{CC} = 3.0 V$	2.1	-	-	2.1	-	2.1	-	V
		$V_{CC} = 5.5 V$	3.85	-	-	3.85	-	3.85	-	V
V _{IL}	LOW-level	$V_{CC} = 2.0 V$	-	-	0.5	-	0.5	-	0.5	V
	input voltage	$V_{CC} = 3.0 V$	-	-	0.9	-	0.9	-	0.9	V
		V _{CC} = 5.5 V	-	-	1.65	-	1.65	-	1.65	V

Single D-type flip-flop; positive-edge trigger

Symbol	Parameter	Conditions		25 °C		−40 °C	to +85 °C	–40 °C t	o +125 °C	Unit
			Min	Тур	Max	Min	Max	Min	Max	
V _{он}	HIGH-level	$V_{I} = V_{IH} \text{ or } V_{IL}$								
	output voltage	I_{O} = -50 μ A; V_{CC} = 2.0 V	1.9	2.0	-	1.9	-	1.9	-	V
		I_{O} = -50 μ A; V_{CC} = 3.0 V	2.9	3.0	-	2.9	-	2.9	-	V
		I_{O} = -50 μ A; V_{CC} = 4.5 V	4.4	4.5	-	4.4	-	4.4	-	V
		$I_0 = -4.0 \text{ mA}; V_{CC} = 3.0 \text{ V}$	2.58	-	-	2.48	-	2.40	-	V
		$I_0 = -8.0 \text{ mA}; V_{CC} = 4.5 \text{ V}$	3.94	-	-	3.8	-	3.70	-	V
V _{OL}	LOW-level	$V_{I} = V_{IH} \text{ or } V_{IL}$								
	output voltage	$I_0 = 50 \ \mu A; \ V_{CC} = 2.0 \ V$	-	0	0.1	-	0.1	-	0.1	V
		$I_0 = 50 \ \mu A; \ V_{CC} = 3.0 \ V$	-	0	0.1	-	0.1	-	0.1	V
		$I_0 = 50 \ \mu A; \ V_{CC} = 4.5 \ V$	-	0	0.1	-	0.1	-	0.1	V
		$I_0 = 4.0 \text{ mA}; V_{CC} = 3.0 \text{ V}$	-	-	0.36	-	0.44	-	0.55	V
		I_{O} = 8.0 mA; V_{CC} = 4.5 V	-	-	0.36	-	0.44	-	0.55	V
I	input leakage current	$V_I = 5.5 V \text{ or GND};$ $V_{CC} = 0 V \text{ to } 5.5 V$	-	-	0.1	-	1.0	-	2.0	μA
сс	supply current		-	-	1.0	-	10	-	40	μA
Cı	input capacitance		-	1.5	10	-	10	-	10	pF
For type	74AHCT1G79									
V _{IH}	HIGH-level input voltage	V_{CC} = 4.5 V to 5.5 V	2.0	-	-	2.0	-	2.0	-	V
V _{IL}	LOW-level input voltage	V_{CC} = 4.5 V to 5.5 V	-	-	0.8	-	0.8	-	0.8	V
V _{он}	HIGH-level	$V_{I} = V_{IH} \text{ or } V_{IL}; V_{CC} = 4.5 \text{ V}$								
	output voltage	I _O = –50 μA	4.4	4.5	-	4.4	-	4.4	-	V
		I _O = -8.0 mA	3.94	-	-	3.8	-	3.70	-	V
V _{OL}	LOW-level	$V_{I} = V_{IH} \text{ or } V_{IL}; V_{CC} = 4.5 \text{ V}$								
	output voltage	I _O = 50 μA	-	0	0.1	-	0.1	-	0.1	V
		I _O = 8.0 mA	-	-	0.36	-	0.44	-	0.55	V
I	input leakage current	$V_1 = 5.5 V \text{ or GND};$ $V_{CC} = 0 V \text{ to } 5.5 V$	-	-	0.1	-	1.0	-	2.0	μA
сс	supply current		-	-	1.0	-	10	-	40	μA
7I ^{CC}	additional supply current	per input pin; $V_I = 3.4 V$; other inputs at V_{CC} or GND; $I_O = 0 A$; $V_{CC} = 5.5 V$	-	-	1.35	-	1.5	-	1.5	mA
Cı	input capacitance		-	1.5	10	-	10	-	10	pF

Table 7. Static characteristics ... continued Voltages are referenced to GND (ground = 0 V).

Single D-type flip-flop; positive-edge trigger

11. Dynamic characteristics

Table 8. Dynamic characteristics

GND = 0 V; $t_r = t_f = \le 3.0$ ns. For test circuit see <u>Figure 6</u>. For waveforms see <u>Figure 5</u>.

Symbol	Parameter	Conditions			25 °C		−40 °C	to +85 °C	–40 °C t	Unit	
				Min	Тур	Max	Min	Max	Min	Max	
For type	74AHC1G79										
t _{pd}	propagation	CP to Q	<u>[1]</u>								
	delay	V_{CC} = 3.0 V to 3.6 V	[2]								
		C _L = 15 pF		-	4.9	8.4	1.0	9.8	1.0	11.5	ns
		C _L = 50 pF		-	6.9	12.0	1.0	14.0	1.0	15.5	ns
		V_{CC} = 4.5 V to 5.5 V	[3]								
		C _L = 15 pF		-	3.5	5.6	1.0	7.0	1.0	8.0	ns
		C _L = 50 pF		-	5.1	8.0	1.0	10.0	1.0	11.0	ns
t _{su}	set-up time	D to CP		3.0	1.0	-	3.0	-	4.0	-	ns
t _h	hold time	D to CP		+2.0	-1.0	-	2.0	-	3.0	-	ns
t _W	pulse width	clock HIGH or LOW		3.0	-	-	3.0	-	4.0	-	ns
f _{max}	maximum frequency			90	-	-	90	-	70	-	MHz
C _{PD}	power dissipation capacitance	per buffer; $C_L = 50 \text{ pF}; \text{ f} = 1 \text{ MHz};$ $V_I = \text{GND to } V_{CC}$	<u>[4]</u>	-	15	-	-	-	-	-	pF
For type	74AHCT1G7	9									
t _{pd}	propagation	CP to Q	<u>[1]</u>								
	delay	V_{CC} = 4.5 V to 5.5 V	[3]								
		C _L = 15 pF		-	3.5	5.0	1.0	6.0	1.0	8.0	ns
		C _L = 50 pF		-	5.0	8.0	1.0	10.0	1.0	11.0	ns
t _{su}	set-up time	D to CP		3.0	1.0	-	3.0	-	4.0	-	ns
t _h	hold time	D to CP		+2.0	-1.0	-	2.0	-	3.0	-	ns
t _W	pulse width	clock HIGH or LOW		3.0	-	-	3.0	-	4.0	-	ns
f _{max}	maximum frequency			90	-	-	90	-	70	-	MHz
C _{PD}	power dissipation capacitance	per buffer; $C_L = 50 \text{ pF}; \text{ f} = 1 \text{ MHz};$ $V_I = \text{GND to } V_{CC}$	<u>[4]</u>	-	16	-	-	-	-	-	pF

[1] t_{pd} is the same as t_{PLH} and t_{PHL} .

[2] Typical values are measured at V_{CC} = 3.3 V.

[3] Typical values are measured at $V_{CC} = 5.0$ V.

[4] C_{PD} is used to determine the dynamic power dissipation P_D (μ W).

 $P_D = C_{PD} \times V_{CC}^2 \times f_i + \sum (C_L \times V_{CC}^2 \times f_o)$ where:

 f_i = input frequency in MHz;

 $f_o = output frequency in MHz;$

 C_L = output load capacitance in pF;

V_{CC} = supply voltage in Volts.

Single D-type flip-flop; positive-edge trigger

12. Waveforms





Fig 5. Clock (CP) to output (Q) propagation delay times, clock pulse width, D to set-up times, the CP to D hold times and maximum clock pulse frequency

Table 9.Measurement points

Туре	Inputs		Output
	VI	V _M	V _M
74AHC1G79	GND to V _{CC}	$0.5 \times V_{CC}$	$0.5 \times V_{CC}$
74AHCT1G79	GND to 3.0 V	1.5 V	$0.5 imes V_{CC}$



Test data is given in Table 8. Definitions for test circuit:

 C_L = Load capacitance including jig and probe capacitance.

 R_T = Termination resistance should be equal to output impedance Z_o of the pulse generator.

Fig 6. Load circuitry for switching times

Single D-type flip-flop; positive-edge trigger

13. Package outline

	last						раска	ige; 5		,		1111 1.2	5 mm) 			50	OT35
		ŧ							с	₩ ₩				X) ()) A			
		-		- Z		4 ┨ 3 ◀ ⊕ ₩	(A ₁	detail		(A ₃) ↓ ↓	A A A A			
					0		1,5	i I		3 mm								
							sca											
	A ax.	А ₁	A ₂	A ₃	nension ^b p	с	D ⁽¹⁾	E ⁽¹⁾	e	e ₁	Н _Е	L	L p 0.46	v	w	У	Z (1)	θ 7 °
mm 1	A				nension				e 0.65	е ₁ 1.3	Н _Е 2.25 2.0	L 0.425	L p 0.46 0.21	v 0.3	w 0.1	y 0.1	Z(1) 0.60 0.15	θ 7° 0°
	A ax. .1	A ₁ 0.1 0	A₂ 1.0 0.8	A 3 0.15	bp 0.30 0.15	c 0.25 0.08	D(1) 2.25 1.85	E⁽¹⁾ 1.35 1.15	0.65	-	2.25		0.46				0.60	7 °
UNIT m mm 1 Note	A ax. .1 metal	A ₁ 0.1 0	A2 1.0 0.8	A 3 0.15	bp 0.30 0.15	c 0.25 0.08	D ⁽¹⁾ 2.25 1.85 side are	E ⁽¹⁾ 1.35 1.15 not inc	0.65 luded.	-	2.25		0.46 0.21	0.3 EURO	0.1	0.1	0.60	7° 0°

Fig 7. Package outline SOT353-1 (TSSOP5)

Single D-type flip-flop; positive-edge trigger




Fig 8. Package outline SOT753 (SC-74A)

Single D-type flip-flop; positive-edge trigger

14. Abbreviations

Table 10.	Abbreviations
Acronym	Description
CDM	Charged Device Model
DUT	Device Under Test
ESD	ElectroStatic Discharge
HBM	Human Body Model
MM	Machine Model
TTL	Transistor-Transistor Logic

15. Revision history

Table 11. Revision history

Document ID	Release date	Data sheet status	Change notice	Supersedes	
74AHC_AHCT1G79_5	20070702	Product data sheet	-	74AHC_AHCT1G79_4	
Modifications:	 The format of this data sheet has been redesigned to comply with the new identity guidelines of NXP Semiconductors. 				
	 Legal texts have been adapted to the new company name where appropriate. 				
	 Package SOT353 changed to SOT353-1 in <u>Section 3</u> and <u>Section 13</u>. 				
	• Figure 5 updated to include waveform definitions for set-up, hold, pulse width and maximum frequency.				
	 Quick reference data and Soldering sections removed. 				
74AHC_AHCT1G79_4	20020606	Product specification	-	74AHC_AHCT1G79_3	
74AHC_AHCT1G79_3	20020218	Product specification	-	74AHC_AHCT1G79_2	
74AHC_AHCT1G79_2	20010222	Product specification	-	74AHC_AHCT1G79_1	
74AHC_AHCT1G79_1	19990518	Product specification	-	-	

Single D-type flip-flop; positive-edge trigger

16. Legal information

16.1 Data sheet status

Document status ^{[1][2]}	Product status ^[3]	Definition
Objective [short] data sheet	Development	This document contains data from the objective specification for product development.
Preliminary [short] data sheet	Qualification	This document contains data from the preliminary specification.
Product [short] data sheet	Production	This document contains the product specification.

[1] Please consult the most recently issued document before initiating or completing a design.

[2] The term 'short data sheet' is explained in section "Definitions".

[3] The product status of device(s) described in this document may have changed since this document was published and may differ in case of multiple devices. The latest product status information is available on the Internet at URL http://www.nxp.com.

16.2 Definitions

Draft — The document is a draft version only. The content is still under internal review and subject to formal approval, which may result in modifications or additions. NXP Semiconductors does not give any representations or warranties as to the accuracy or completeness of information included herein and shall have no liability for the consequences of use of such information.

Short data sheet — A short data sheet is an extract from a full data sheet with the same product type number(s) and title. A short data sheet is intended for quick reference only and should not be relied upon to contain detailed and full information. For detailed and full information see the relevant full data sheet, which is available on request via the local NXP Semiconductors sales office. In case of any inconsistency or conflict with the short data sheet, the full data sheet shall prevail.

16.3 Disclaimers

General — Information in this document is believed to be accurate and reliable. However, NXP Semiconductors does not give any representations or warranties, expressed or implied, as to the accuracy or completeness of such information and shall have no liability for the consequences of use of such information.

Right to make changes — NXP Semiconductors reserves the right to make changes to information published in this document, including without limitation specifications and product descriptions, at any time and without notice. This document supersedes and replaces all information supplied prior to the publication hereof.

Suitability for use — NXP Semiconductors products are not designed, authorized or warranted to be suitable for use in medical, military, aircraft, space or life support equipment, nor in applications where failure or

malfunction of a NXP Semiconductors product can reasonably be expected to result in personal injury, death or severe property or environmental damage. NXP Semiconductors accepts no liability for inclusion and/or use of NXP Semiconductors products in such equipment or applications and therefore such inclusion and/or use is at the customer's own risk.

Applications — Applications that are described herein for any of these products are for illustrative purposes only. NXP Semiconductors makes no representation or warranty that such applications will be suitable for the specified use without further testing or modification.

Limiting values — Stress above one or more limiting values (as defined in the Absolute Maximum Ratings System of IEC 60134) may cause permanent damage to the device. Limiting values are stress ratings only and operation of the device at these or any other conditions above those given in the Characteristics sections of this document is not implied. Exposure to limiting values for extended periods may affect device reliability.

Terms and conditions of sale — NXP Semiconductors products are sold subject to the general terms and conditions of commercial sale, as published at http://www.nxp.com/profile/terms, including those pertaining to warranty, intellectual property rights infringement and limitation of liability, unless explicitly otherwise agreed to in writing by NXP Semiconductors. In case of any inconsistency or conflict between information in this document and such terms and conditions, the latter will prevail.

No offer to sell or license — Nothing in this document may be interpreted or construed as an offer to sell products that is open for acceptance or the grant, conveyance or implication of any license under any copyrights, patents or other industrial or intellectual property rights.

16.4 Trademarks

Notice: All referenced brands, product names, service names and trademarks are the property of their respective owners.

17. Contact information

For additional information, please visit: http://www.nxp.com

For sales office addresses, send an email to: salesaddresses@nxp.com

Single D-type flip-flop; positive-edge trigger

18. Contents

1	General description 1
2	Features 1
3	Ordering information 1
4	Marking 2
5	Functional diagram 2
6	Pinning information 3
6.1 6.2	Pinning 3 Pin description 3
7	Functional description 3
8	Limiting values 4
9	Recommended operating conditions 4
10	Static characteristics 4
11	Dynamic characteristics 6
12	Waveforms 7
13	Package outline 8
14	Abbreviations 10
15	Revision history 10
16	Legal information 11
16.1	Data sheet status 11
16.2	Definitions 11
16.3	Disclaimers
16.4	Trademarks 11
17	Contact information 11
18	Contents 12

Please be aware that important notices concerning this document and the product(s) described herein, have been included in section 'Legal information'.

© NXP B.V. 2007.

All rights reserved.

For more information, please visit: http://www.nxp.com For sales office addresses, please send an email to: salesaddresses@nxp.com

Date of release: 2 July 2007 Document identifier: 74AHC_AHCT1G79_5

