Low-power 3-input EXCLUSIVE-OR gate

Rev. 03 — 2 July 2009

Product data sheet

1. General description

The 74AUP1G386 provides a single 3-input EXCLUSIVE-OR gate.

Schmitt trigger action at all inputs makes the circuit tolerant to slower input rise and fall times across the entire V_{CC} range from 0.8 V to 3.6 V.

This device ensures a very low static and dynamic power consumption across the entire V_{CC} range from 0.8 V to 3.6 V.

This device is fully specified for partial power-down applications using I_{OFF} . The I_{OFF} circuitry disables the output, preventing the damaging backflow current through the device when it is powered down.

2. Features

- Wide supply voltage range from 0.8 V to 3.6 V
- High noise immunity
- Complies with JEDEC standards:
 - JESD8-12 (0.8 V to 1.3 V)
 - JESD8-11 (0.9 V to 1.65 V)
 - ◆ JESD8-7 (1.2 V to 1.95 V)
 - JESD8-5 (1.8 V to 2.7 V)
 - JESD8-B (2.7 V to 3.6 V)
- ESD protection:
 - HBM JESD22-A114E Class 3A exceeds 5000 V
 - MM JESD22-A115-A exceeds 200 V
 - CDM JESD22-C101C exceeds 1000 V
- Low static power consumption; $I_{CC} = 0.9 \ \mu A$ (maximum)
- Latch-up performance exceeds 100 mA per JESD 78 Class II
- Inputs accept voltages up to 3.6 V
- Low noise overshoot and undershoot < 10 % of V_{CC}
- I_{OFF} circuitry provides partial Power-down mode operation
- Multiple package options
- Specified from -40 °C to +85 °C and -40 °C to +125 °C



Low-power 3-input EXCLUSIVE-OR gate

3. Ordering information


Table 1. Orderin	Ordering information								
Type number	Package								
	Temperature range	Name	Description	Version					
74AUP1G386GW	–40 °C to +125 °C	SC-88	plastic surface-mounted package; 6 leads	SOT363					
74AUP1G386GM	–40 °C to +125 °C	XSON6	plastic extremely thin small outline package; no leads; 6 terminals; body 1 \times 1.45 \times 0.5 mm	SOT886					
74AUP1G386GF	–40 °C to +125 °C	XSON6	plastic extremely thin small outline package; no leads; 6 terminals; body 1 \times 1 \times 0.5 mm	SOT891					


4. Marking

Table 2. Marking	
Type number	Marking code ^[1]
74AUP1G386GW	aH
74AUP1G386GM	aH
74AUP1G386GF	aH

[1] The pin 1 indicator is located on the lower left corner of the device, below the marking code.

5. Functional diagram






Low-power 3-input EXCLUSIVE-OR gate

6. Pinning information

6.1 Pinning



6.2 Pin description

Table 3.	Pin description	
Symbol	Pin	Description
А	1	data input A
GND	2	ground (0 V)
В	3	data input B
Y	4	data output Y
V _{CC}	5	supply voltage
С	6	data input C

7. Functional description

Table 4. Function table^[1]

Input			Output
Α	В	C	Y
L	L	L	L
L	L	Н	Н
L	Н	L	Н
L	Н	Н	L
Н	L	L	Н
Н	L	Н	L
Н	Н	L	L
Н	Н	Н	Н

[1] H = HIGH voltage level;

L = LOW voltage level;

X = don't care.

Low-power 3-input EXCLUSIVE-OR gate

8. Limiting values

Table 5. Limiting values

In accordance with the Absolute Maximum Rating System (IEC 60134). Voltages are referenced to GND (ground = 0 V).

V_{CC} supply voltage -0.5 $+4.6$ VIKinput clamping current $V_I < 0 V$ -50 $-$ mA V_I input voltage $[1]$ -0.5 $+4.6$ V OK output clamping current $V_O < 0 V$ -50 $-$ mA V_O output voltageActive mode and Power-down mode $[1]$ -0.5 $+4.6$ V O_O output voltageActive mode and Power-down mode $[1]$ -0.5 $+4.6$ V O_O output current $V_O = 0 V to V_{CC}$ $ \pm 20$ mA CC supply current $ 50$ mA GND ground current -50 $-$ mA T_{stg} storage temperature -65 $+150$ $^{\circ}C$						
IKinput clamping current $V_1 < 0 V$ -50 $-$ mA V_1 input voltage11 -0.5 $+4.6$ V OK output clamping current $V_O < 0 V$ -50 $-$ mA V_O output voltageActive mode and Power-down mode11 -0.5 $+4.6$ V O output voltageActive mode and Power-down mode11 -0.5 $+4.6$ V O output current $V_O = 0 V to V_{CC}$ $ \pm 20$ mA CC supply current $ 50$ mA GND ground current -50 $-$ mA T_{stg} storage temperature -65 $+150$ $^{\circ}C$	Symbol	Parameter	Conditions	Min	Max	Unit
V_1 input voltage[1] -0.5+4.6V OK output clamping current $V_0 < 0$ V-50-mA V_0 output voltageActive mode and Power-down mode[1] -0.5+4.6V O output current $V_0 = 0$ V to V_{CC} - ± 20 mA CC supply current-50mA GND ground current-50-mA T_{stg} storage temperature-65+150°C	V _{CC}	supply voltage		-0.5	+4.6	V
OKoutput clamping current $V_0 < 0 V$ -50 $-$ mA V_0 output voltageActive mode and Power-down mode -0.5 $+4.6$ V 0 output current $V_0 = 0 V$ to V_{CC} $ \pm 20$ mA cc supply current $ 50$ mA gND ground current -50 $-$ mA T_{stg} storage temperature -65 $+150$ $^{\circ}C$	I _{IK}	input clamping current	V _I < 0 V	-50	-	mA
V_O output voltageActive mode and Power-down mode[1] -0.5+4.6Vooutput current $V_O = 0 V$ to V_{CC} - ± 20 mAccsupply current-50mAGNDground current-50-mATstgstorage temperature-65+150°C	VI	input voltage		<u>[1]</u> –0.5	+4.6	V
ooutput currentV_O = 0 V to V_{CC}- ± 20 mAccsupply current-50mAgNDground current-50-mATstgstorage temperature-65+150°C	I _{OK}	output clamping current	V _O < 0 V	-50	-	mA
CCsupply current-50mA GND ground current-50-mA T_{stg} storage temperature-65+150°C	Vo	output voltage	Active mode and Power-down mode	<u>[1]</u> –0.5	+4.6	V
GND ground current -50 -mA Γ_{stg} storage temperature -65 $+150$ °C	lo	output current	$V_{O} = 0 V$ to V_{CC}	-	±20	mA
T_{stg} storage temperature -65 +150 °C	I _{CC}	supply current		-	50	mA
	I _{GND}	ground current		-50	-	mA
P_{tot} total power dissipation $T_{amb} = -40 \text{ °C to } +125 \text{ °C}$ [2] - 250 mW	T _{stg}	storage temperature		-65	+150	°C
	P _{tot}	total power dissipation	$T_{amb} = -40 \ ^{\circ}C \ to \ +125 \ ^{\circ}C$	[2] _	250	mW

[1] The input and output voltage ratings may be exceeded if the input and output current ratings are observed.

[2] For SC-88 packages: above 87.5 °C the value of P_{tot} derates linearly with 4.0 mW/K.

For XSON6 packages: above 118 °C the value of Ptot derates linearly with 7.8 mW/K.

9. Recommended operating conditions

Table 6.	Recommended operating conditi	ons			
Symbol	Parameter	Conditions	Min	Max	Unit
V _{CC}	supply voltage		0.8	3.6	V
VI	input voltage		0	3.6	V
Vo	output voltage	Active mode	0	V_{CC}	V
		Power-down mode; $V_{CC} = 0 V$	0	3.6	V
T _{amb}	ambient temperature		-40	+125	°C
$\Delta t / \Delta V$	input transition rise and fall rate	V_{CC} = 0.8 V to 3.6 V	0	200	ns/V

Table 6. Recommended operating conditions

Low-power 3-input EXCLUSIVE-OR gate

10. Static characteristics

Table 7. Static characteristics

At recommended operating conditions; voltages are referenced to GND (ground = 0 V).

Symbol	Parameter	Conditions	Min	Тур	Max	Unit
T _{amb} = 2	5 °C					
V _{IH}	HIGH-level input voltage	$V_{CC} = 0.8 V$	$0.70 \times V_{CC}$	-	-	V
		$V_{CC} = 0.9 V$ to 1.95 V	$0.65 \times V_{CC}$	-	-	V
		V_{CC} = 2.3 V to 2.7 V	1.6	-	-	V
		$V_{CC} = 3.0 \text{ V} \text{ to } 3.6 \text{ V}$	2.0	-	-	V
V _{IL}	LOW-level input voltage	$V_{CC} = 0.8 V$	-	-	$0.30 \times V_{CC}$	V
		$V_{CC} = 0.9 V$ to 1.95 V	-	-	$0.35 \times V_{CC}$	V
		V_{CC} = 2.3 V to 2.7 V	-	-	0.7	V
		$V_{CC} = 3.0 \text{ V} \text{ to } 3.6 \text{ V}$	-	-	0.9	V
V _{OH}	HIGH-level output voltage	$V_I = V_{IH}$ or V_{IL}				
		I_{O} = –20 $\mu\text{A};V_{CC}$ = 0.8 V to 3.6 V	$V_{CC} - 0.1$	-	-	V
		$I_{O} = -1.1 \text{ mA}; V_{CC} = 1.1 \text{ V}$	$0.75 \times V_{CC}$	-	-	V
		$I_{O} = -1.7 \text{ mA}; V_{CC} = 1.4 \text{ V}$	1.11	-	-	V
		$I_{O} = -1.9 \text{ mA}; V_{CC} = 1.65 \text{ V}$	1.32	-	-	V
		$I_{O} = -2.3 \text{ mA}; V_{CC} = 2.3 \text{ V}$	2.05	-	-	V
		$I_0 = -3.1 \text{ mA}; V_{CC} = 2.3 \text{ V}$	1.9	-	-	V
		$I_{O} = -2.7 \text{ mA}; V_{CC} = 3.0 \text{ V}$	2.72	-	-	V
		$I_{O} = -4.0 \text{ mA}; V_{CC} = 3.0 \text{ V}$	2.6	-	-	V
V _{OL}	LOW-level output voltage	$V_I = V_{IH} \text{ or } V_{IL}$				
		I_{O} = 20 μ A; V_{CC} = 0.8 V to 3.6 V	-	-	0.1	V
		I _O = 1.1 mA; V _{CC} = 1.1 V	-	-	$0.3 \times V_{\text{CC}}$	V
		$I_0 = 1.7 \text{ mA}; V_{CC} = 1.4 \text{ V}$	-	-	0.31	V
		$I_0 = 1.9 \text{ mA}; V_{CC} = 1.65 \text{ V}$	-	-	0.31	V
		$I_0 = 2.3 \text{ mA}; V_{CC} = 2.3 \text{ V}$	-	-	0.31	V
		$I_0 = 3.1 \text{ mA}; V_{CC} = 2.3 \text{ V}$	-	-	0.44	V
		$I_0 = 2.7 \text{ mA}; V_{CC} = 3.0 \text{ V}$	-	-	0.31	V
		$I_0 = 4.0 \text{ mA}; V_{CC} = 3.0 \text{ V}$	-	-	0.44	V
l	input leakage current	V_1 = GND to 3.6 V; V_{CC} = 0 V to 3.6 V	-	-	±0.1	μΑ
I _{OFF}	power-off leakage current	V_1 or $V_0 = 0$ V to 3.6 V; $V_{CC} = 0$ V	-	-	±0.2	μΑ
ΔI_{OFF}	additional power-off leakage current	V_1 or $V_0 = 0$ V to 3.6 V; $V_{CC} = 0$ V to 0.2 V	-	-	±0.2	μΑ
I _{CC}	supply current	$\label{eq:VI} \begin{array}{l} V_{I} = GND \text{ or } V_{CC}; \ I_{O} = O \ A; \\ V_{CC} = O.8 \ V \ to \ 3.6 \ V \end{array}$	-	-	0.5	μΑ
ΔI _{CC}	additional supply current		-	-	40	μΑ
CI	input capacitance	V_{CC} = 0 V to 3.6 V; V_{I} = GND or V_{CC}	-	0.8	-	pF
Co	output capacitance	$V_{O} = GND; V_{CC} = 0 V$	-	1.7	-	pF

Low-power 3-input EXCLUSIVE-OR gate

Symbol	Parameter	Conditions	Min	Тур	Max	Unit
-	40 °C to +85 °C					
V _{IH}	HIGH-level input voltage	V _{CC} = 0.8 V	$0.70 \times V_{CC}$	-	-	V
		$V_{CC} = 0.9 V$ to 1.95 V	$0.65 \times V_{CC}$	-	-	V
		V_{CC} = 2.3 V to 2.7 V	1.6	-	-	V
		V_{CC} = 3.0 V to 3.6 V	2.0	-	-	V
V _{IL}	LOW-level input voltage	$V_{CC} = 0.8 V$	-	-	$0.30 imes V_{CC}$	V
		$V_{CC} = 0.9 V$ to 1.95 V	-	-	$0.35 \times V_{CC}$	V
		V_{CC} = 2.3 V to 2.7 V	-	-	0.7	V
		V_{CC} = 3.0 V to 3.6 V	-	-	0.9	V
V _{ОН}	HIGH-level output voltage	$V_{I} = V_{IH} \text{ or } V_{IL}$				
		I_{O} = –20 $\mu\text{A};V_{CC}$ = 0.8 V to 3.6 V	$V_{CC} - 0.1$	-	-	V
		$I_0 = -1.1 \text{ mA}; V_{CC} = 1.1 \text{ V}$	$0.7 \times V_{CC}$	-	-	V
		$I_{O} = -1.7 \text{ mA}; V_{CC} = 1.4 \text{ V}$	1.03	-	-	V
		$I_0 = -1.9 \text{ mA}; V_{CC} = 1.65 \text{ V}$	1.30	-	-	V
		I_{O} = -2.3 mA; V_{CC} = 2.3 V	1.97	-	-	V
		$I_{O} = -3.1 \text{ mA}; V_{CC} = 2.3 \text{ V}$	1.85	-	-	V
		$I_{O} = -2.7 \text{ mA}; V_{CC} = 3.0 \text{ V}$	2.67	-	-	V
		$I_{O} = -4.0 \text{ mA}; V_{CC} = 3.0 \text{ V}$	2.55	-	-	V
V _{OL}	LOW-level output voltage	$V_{I} = V_{IH} \text{ or } V_{IL}$				
		I_O = 20 $\mu A; V_{CC}$ = 0.8 V to 3.6 V	-	-	0.1	V
		I_{O} = 1.1 mA; V_{CC} = 1.1 V	-	-	$0.3 \times V_{CC}$	V
		I_{O} = 1.7 mA; V_{CC} = 1.4 V	-	-	0.37	V
		I_{O} = 1.9 mA; V_{CC} = 1.65 V	-	-	0.35	V
		I_{O} = 2.3 mA; V_{CC} = 2.3 V	-	-	0.33	V
		$I_{O} = 3.1 \text{ mA}; V_{CC} = 2.3 \text{ V}$	-	-	0.45	V
		I_{O} = 2.7 mA; V_{CC} = 3.0 V	-	-	0.33	V
		I_{O} = 4.0 mA; V_{CC} = 3.0 V	-	-	0.45	V
li -	input leakage current	V_{I} = GND to 3.6 V; V_{CC} = 0 V to 3.6 V	-	-	±0.5	μΑ
OFF	power-off leakage current	$V_{I} \text{ or } V_{O}$ = 0 V to 3.6 V; V_{CC} = 0 V	-	-	±0.5	μΑ
∆I _{OFF}	additional power-off leakage current	V_{I} or $V_{O} = 0$ V to 3.6 V; $V_{CC} = 0$ V to 0.2 V	-	-	±0.6	μA
lcc	supply current	$\label{eq:VI} \begin{array}{l} V_{I} = GND \text{ or } V_{CC}; \ I_{O} = O \ A; \\ V_{CC} = 0.8 \ V \ to \ 3.6 \ V \end{array}$	-	-	0.9	μA
ΔI _{CC}	additional supply current	$V_{I} = V_{CC} - 0.6 \text{ V}; I_{O} = 0 \text{ A};$ $V_{CC} = 3.3 \text{ V}$	-	-	50	μΑ

Table 7. Static characteristics ... continued

Low-power 3-input EXCLUSIVE-OR gate

	mended operating conditions	; voltages are referenced to GND (ground	= 0 V).			
-	Parameter	Conditions	Min	Тур	Max	Unit
$T_{amb} = -4$	40 °C to +125 °C					
VIH	HIGH-level input voltage	$V_{CC} = 0.8 V$	$0.75 \times V_{CC}$	-	-	V
		$V_{CC} = 0.9 V \text{ to } 1.95 V$	$0.70 \times V_{CC}$	-	-	V
		V_{CC} = 2.3 V to 2.7 V	1.6	-	-	V
		$V_{CC} = 3.0 \text{ V} \text{ to } 3.6 \text{ V}$	2.0	-	-	V
V _{IL}	LOW-level input voltage	$V_{CC} = 0.8 V$	-	-	$0.25 \times V_{CC}$	V
		$V_{CC} = 0.9 V$ to 1.95 V	-	-	$0.30 \times V_{CC}$	V
		V_{CC} = 2.3 V to 2.7 V	-	-	0.7	V
		$V_{CC} = 3.0 \text{ V} \text{ to } 3.6 \text{ V}$	-	-	0.9	V
V _{OH}	HIGH-level output voltage	$V_{I} = V_{IH} \text{ or } V_{IL}$				
		I_O = –20 $\mu A;$ V_{CC} = 0.8 V to 3.6 V	V _{CC} – 0.11	-	-	V
		$I_{O} = -1.1 \text{ mA}; V_{CC} = 1.1 \text{ V}$	$0.6 \times V_{\text{CC}}$	-	-	V
		$I_{O} = -1.7 \text{ mA}; V_{CC} = 1.4 \text{ V}$	0.93	-	-	V
		$I_{O} = -1.9 \text{ mA}; V_{CC} = 1.65 \text{ V}$	1.17	-	-	V
		I_{O} = -2.3 mA; V_{CC} = 2.3 V	1.77	-	-	V
		$I_{O} = -3.1 \text{ mA}; V_{CC} = 2.3 \text{ V}$	1.67	-	-	V
		$I_{O} = -2.7 \text{ mA}; V_{CC} = 3.0 \text{ V}$	2.40	-	-	V
		$I_{O} = -4.0 \text{ mA}; V_{CC} = 3.0 \text{ V}$	2.30	-	-	V
V _{OL}	LOW-level output voltage	$V_{I} = V_{IH} \text{ or } V_{IL}$				
		I_O = 20 $\mu A;V_{CC}$ = 0.8 V to 3.6 V	-	-	0.11	V
		I_{O} = 1.1 mA; V_{CC} = 1.1 V	-	-	$0.33 \times V_{CC}$	V
		I_{O} = 1.7 mA; V_{CC} = 1.4 V	-	-	0.41	V
		I_{O} = 1.9 mA; V_{CC} = 1.65 V	-	-	0.39	V
		I_{O} = 2.3 mA; V_{CC} = 2.3 V	-	-	0.36	V
		I_{O} = 3.1 mA; V_{CC} = 2.3 V	-	-	0.50	V
		$I_0 = 2.7 \text{ mA}; V_{CC} = 3.0 \text{ V}$	-	-	0.36	V
		$I_0 = 4.0 \text{ mA}; V_{CC} = 3.0 \text{ V}$	-	-	0.50	V
li –	input leakage current	V_{I} = GND to 3.6 V; V_{CC} = 0 V to 3.6 V	-	-	±0.75	μΑ
I _{OFF}	power-off leakage current	V_{I} or V_{O} = 0 V to 3.6 V; V_{CC} = 0 V	-	-	±0.75	μΑ
ΔI_{OFF}	additional power-off leakage current	$ V_{I} \text{ or } V_{O} = 0 \text{ V to } 3.6 \text{ V}; $	-	-	±0.75	μΑ
I _{CC}	supply current	$\label{eq:VI} \begin{array}{l} V_{I} = GND \text{ or } V_{CC}; I_{O} = 0 \; A; \\ V_{CC} = 0.8 \; V \; \text{to} \; 3.6 \; V \end{array}$	-	-	1.4	μA
ΔI_{CC}	additional supply current	$V_{I} = V_{CC} - 0.6 \text{ V}; I_{O} = 0 \text{ A};$ $V_{CC} = 3.3 \text{ V}$	-	-	75	μΑ

Table 7. Static characteristics ... continued

Low-power 3-input EXCLUSIVE-OR gate

11. Dynamic characteristics

Table 8. Dynamic characteristics

Voltages are referenced to GND (ground = 0 V); for test circuit see Figure 8.

Symbol	Parameter	Conditions			25 °C		-4	0 °C to +1	25 °C	Uni
				Min	Typ <mark>[1]</mark>	Max	Min	Max (85 °C)	Max (125 °C)	
C _L = 5 pl	F									
pd	propagation delay	A, B and C to Y; see Figure 7	[2]							
		$V_{CC} = 0.8 V$		-	23.4	-	-	-	-	ns
		V_{CC} = 1.1 V to 1.3 V		2.7	6.5	14.2	2.4	14.6	14.7	ns
		V_{CC} = 1.4 V to 1.6 V		2.0	4.4	8.1	2.1	8.8	9.1	ns
		V _{CC} = 1.65 V to 1.95 V		1.8	3.5	6.1	1.6	7.0	7.3	ns
		V_{CC} = 2.3 V to 2.7 V		1.5	2.7	4.3	1.2	4.6	4.8	ns
		V_{CC} = 3.0 V to 3.6 V		1.3	2.4	3.6	1.0	4.0	4.2	ns
C _L = 10	pF									
t _{pd}	propagation delay	A, B and C to Y; see Figure 7	[2]							
		$V_{CC} = 0.8 V$		-	26.8	-	-	-	-	ns
		V_{CC} = 1.1 V to 1.3 V		3.2	7.3	15.8	2.7	16.2	16.3	ns
		$V_{CC} = 1.4 \text{ V} \text{ to } 1.6 \text{ V}$		2.3	5.0	9.0	2.5	9.8	10.2	ns
		V _{CC} = 1.65 V to 1.95 V		2.2	4.1	6.9	1.9	7.8	8.2	ns
		V_{CC} = 2.3 V to 2.7 V		1.9	3.2	5.0	1.6	5.3	5.5	ns
		V_{CC} = 3.0 V to 3.6 V		1.7	2.9	4.3	1.4	4.7	4.9	ns
C _L = 15	pF									
t _{pd}	propagation delay	A, B and C to Y; see Figure 7	[2]							
		$V_{CC} = 0.8 V$		-	30.1	-	-	-	-	ns
		V_{CC} = 1.1 V to 1.3 V		3.5	8.1	17.3	3.0	17.7	17.8	ns
		V_{CC} = 1.4 V to 1.6 V		2.6	5.6	9.8	2.8	10.7	11.1	ns
		V_{CC} = 1.65 V to 1.95 V		2.4	4.6	7.5	2.2	8.6	9.0	ns
		V_{CC} = 2.3 V to 2.7 V		2.2	3.7	5.5	1.9	5.9	6.2	ns
		V_{CC} = 3.0 V to 3.6 V		2.0	3.4	4.8	1.7	5.2	5.5	ns
C _L = 30	pF									
t _{pd}	propagation delay	A, B and C to Y; see Figure 7	[2]							
		$V_{CC} = 0.8 V$		-	37.9	-	-	-	-	ns
		V_{CC} = 1.1 V to 1.3 V		4.5	10.3	21.6	3.9	22.0	22.1	ns
		V_{CC} = 1.4 V to 1.6 V		3.5	7.1	12.1	3.5	13.2	13.8	ns
		V_{CC} = 1.65 V to 1.95 V		3.1	5.8	9.5	2.8	10.7	11.3	ns
		V_{CC} = 2.3 V to 2.7 V		2.9	4.8	6.9	2.6	7.8	8.2	ns
		$V_{CC} = 3.0 \text{ V} \text{ to } 3.6 \text{ V}$		2.7	4.5	6.1	2.3	6.6	6.9	ns

Low-power 3-input EXCLUSIVE-OR gate

Table 8. Dynamic characteristics ... continued

Voltages are referenced to GND (ground = 0 V); for test circuit see <u>Figure 8</u>.

Symbol	Parameter	Conditions			25 °C		-4	0 °C to +1	125 °C	Unit
				Min	Typ <mark>[1]</mark>	Max	Min	Max (85 °C)	Max (125 °C)	
C _L = 5 pl	F, 10 pF, 15 pF and	30 pF								
C _{PD}	power dissipation	$f_i = 1 \text{ MHz}; V_I = \text{GND to } V_{CC}$	[3][4]							
	capacitance	$V_{CC} = 0.8 V$		-	2.9	-	-	-	-	pF
		V_{CC} = 1.1 V to 1.3 V		-	3.0	-	-	-	-	pF
		V_{CC} = 1.4 V to 1.6 V		-	3.1	-	-	-	-	pF
		V_{CC} = 1.65 V to 1.95 V		-	3.3	-	-	-	-	pF
		V_{CC} = 2.3 V to 2.7 V		-	3.9	-	-	-	-	pF
		$V_{CC} = 3.0 \text{ V} \text{ to } 3.6 \text{ V}$		-	4.4	-	-	-	-	рF

[1] All typical values are measured at nominal V_{CC}.

[2] t_{pd} is the same as t_{PLH} and t_{PHL} .

[3] All specified values are the average typical values over all stated loads.

[4] C_{PD} is used to determine the dynamic power dissipation (P_D in μ W).

 $\mathsf{P}_\mathsf{D} = \mathsf{C}_\mathsf{PD} \times \mathsf{V}_\mathsf{CC}^2 \times \mathsf{f}_i \times \mathsf{N} + \Sigma(\mathsf{C}_\mathsf{L} \times \mathsf{V}_\mathsf{CC}^2 \times \mathsf{f}_o) \text{ where:}$

 f_i = input frequency in MHz;

 $f_o = output frequency in MHz;$


 C_L = load capacitance in pF;

 V_{CC} = supply voltage in V;

N = number of inputs switching;

 $\Sigma(C_L \times V_{CC}{}^2 \times f_o) = \text{sum of the outputs.}$

12. Waveforms




NXP Semiconductors

74AUP1G386

Low-power 3-input EXCLUSIVE-OR gate

Supply voltage	Output	Input		
V _{cc}	V _M	V _M	VI	$t_r = t_f$
0.8 V to 3.6 V	$0.5 imes V_{CC}$	$0.5 \times V_{CC}$	V _{CC}	≤ 3.0 ns



Test data is given in Table 10.

Definitions for test circuit:

R_L = Load resistance.

 C_{L} = Load capacitance including jig and probe capacitance.

 R_T = Termination resistance should be equal to the output impedance Z_0 of the pulse generator.

 V_{EXT} = External voltage for measuring switching times.

Fig 8. Load circuitry for switching times

Table 10. Test data

Supply voltage	Load		V _{EXT}		
V _{cc}	CL	R _L [1]	t _{PLH} , t _{PHL}	t _{PZH} , t _{PHZ}	t _{PZL} , t _{PLZ}
0.8 V to 3.6 V	5 pF, 10 pF, 15 pF and 30 pF	5 k Ω or 1 M Ω	open	GND	$2 \times V_{CC}$

[1] For measuring enable and disable times $R_L = 5 k\Omega$, for measuring propagation delays, setup and hold times and pulse width $R_L = 1 M\Omega$.

Low-power 3-input EXCLUSIVE-OR gate

13. Package outline





Fig 9. Package outline SOT363 (SC-88)

Low-power 3-input EXCLUSIVE-OR gate



XSON6: plastic extremely thin small outline package; no leads; 6 terminals; body 1 x 1.45 x 0.5 mm

Fig 10. Package outline SOT886 (XSON6)

Low-power 3-input EXCLUSIVE-OR gate




Fig 11. Package outline SOT891 (XSON6)

Low-power 3-input EXCLUSIVE-OR gate

14. Abbreviations

Table 11. Abbreviations		
Acronym	Description	
CDM	Charged Device Model	
CMOS	Complementary Metal Oxide Semiconductor	
DUT	Device Under Test	
ESD	ElectroStatic Discharge	
HBM	Human Body Model	
MM	Machine Model	
TTL	Transistor-Transistor Logic	

15. Revision history

Table 12. Revision history

Document ID	Release date	Data sheet status	Change notice	Supersedes
74AUP1G386_3	20090702	Product data sheet	-	74AUP1G386_2
Modifications:	 <u>Section 8 "Limiting values"</u>: Changed: Derating factor XSON6 packages. <u>Section 11 "Dynamic characteristics"</u>: Changed: typical power dissipation capacitance. 			
74AUP1G386_2	20080110	Product data sheet	-	74AUP1G386_1
74AUP1G386_1	20061129	Product data sheet	-	-

Low-power 3-input EXCLUSIVE-OR gate

16. Legal information

16.1 Data sheet status

Document status[1][2]	Product status ^[3]	Definition
Objective [short] data sheet	Development	This document contains data from the objective specification for product development.
Preliminary [short] data sheet	Qualification	This document contains data from the preliminary specification.
Product [short] data sheet	Production	This document contains the product specification.

[1] Please consult the most recently issued document before initiating or completing a design.

[2] The term 'short data sheet' is explained in section "Definitions".

[3] The product status of device(s) described in this document may have changed since this document was published and may differ in case of multiple devices. The latest product status information is available on the Internet at URL http://www.nxp.com.

16.2 Definitions

Draft — The document is a draft version only. The content is still under internal review and subject to formal approval, which may result in modifications or additions. NXP Semiconductors does not give any representations or warranties as to the accuracy or completeness of information included herein and shall have no liability for the consequences of use of such information.

Short data sheet — A short data sheet is an extract from a full data sheet with the same product type number(s) and title. A short data sheet is intended for quick reference only and should not be relied upon to contain detailed and full information. For detailed and full information see the relevant full data sheet, which is available on request via the local NXP Semiconductors sales office. In case of any inconsistency or conflict with the short data sheet, the full data sheet shall prevail.

16.3 Disclaimers

General — Information in this document is believed to be accurate and reliable. However, NXP Semiconductors does not give any representations or warranties, expressed or implied, as to the accuracy or completeness of such information and shall have no liability for the consequences of use of such information.

Right to make changes — NXP Semiconductors reserves the right to make changes to information published in this document, including without limitation specifications and product descriptions, at any time and without notice. This document supersedes and replaces all information supplied prior to the publication hereof.

Suitability for use — NXP Semiconductors products are not designed, authorized or warranted to be suitable for use in medical, military, aircraft, space or life support equipment, nor in applications where failure or malfunction of an NXP Semiconductors product can reasonably be expected to result in personal injury, death or severe property or environmental

damage. NXP Semiconductors accepts no liability for inclusion and/or use of NXP Semiconductors products in such equipment or applications and therefore such inclusion and/or use is at the customer's own risk.

Applications — Applications that are described herein for any of these products are for illustrative purposes only. NXP Semiconductors makes no representation or warranty that such applications will be suitable for the specified use without further testing or modification.

Limiting values — Stress above one or more limiting values (as defined in the Absolute Maximum Ratings System of IEC 60134) may cause permanent damage to the device. Limiting values are stress ratings only and operation of the device at these or any other conditions above those given in the Characteristics sections of this document is not implied. Exposure to limiting values for extended periods may affect device reliability.

Terms and conditions of sale — NXP Semiconductors products are sold subject to the general terms and conditions of commercial sale, as published at http://www.nxp.com/profile/terms, including those pertaining to warranty, intellectual property rights infringement and limitation of liability, unless explicitly otherwise agreed to in writing by NXP Semiconductors. In case of any inconsistency or conflict between information in this document and such terms and conditions, the latter will prevail.

No offer to sell or license — Nothing in this document may be interpreted or construed as an offer to sell products that is open for acceptance or the grant, conveyance or implication of any license under any copyrights, patents or other industrial or intellectual property rights.

Export control — This document as well as the item(s) described herein may be subject to export control regulations. Export might require a prior authorization from national authorities.

16.4 Trademarks

Notice: All referenced brands, product names, service names and trademarks are the property of their respective owners.

17. Contact information

For more information, please visit: http://www.nxp.com

For sales office addresses, please send an email to: salesaddresses@nxp.com

Low-power 3-input EXCLUSIVE-OR gate

18. Contents

1	General description 1
2	Features 1
3	Ordering information 2
4	Marking 2
5	Functional diagram 2
6	Pinning information 3
6.1 6.2	Pinning 3 Pin description 3
7	Functional description 3
8	Limiting values 4
9	Recommended operating conditions 4
10	Static characteristics 5
11	Dynamic characteristics 8
12	Waveforms 9
13	Package outline 11
14	Abbreviations 14
15	Revision history 14
16	Legal information 15
16.1	Data sheet status 15
16.2	Definitions 15
16.3	Disclaimers
16.4	Trademarks 15
17	Contact information 15
18	Contents 16

Please be aware that important notices concerning this document and the product(s) described herein, have been included in section 'Legal information'.

© NXP B.V. 2009.

All rights reserved.

For more information, please visit: http://www.nxp.com For sales office addresses, please send an email to: salesaddresses@nxp.com

Date of release: 2 July 2009 Document identifier: 74AUP1G386_3

