74HC594; 74HCT594

8-bit shift register with output register

Rev. 03 — 20 December 2006 Product data sheet

1. General description

The 74HC594; 74HCT594 is a high-speed Si-gate CMOS device and is pin compatible with Low-Power Schottky TTL (LSTTL).

The 74HC594; 74HCT594 is an 8-bit, non-inverting, serial-in, parallel-out shift register that feeds an 8-bit D-type storage register. Separate clocks (SHCP and STCP) and direct overriding clears ($\overline{SHR}$ and $\overline{STR}$) are provided on both the shift and storage registers. A serial output (Q7S) is provided for cascading purposes.

Both the shift and storage register clocks are positive-edge triggered. If the user wishes to connect both clocks together, the shift register will always be one count pulse ahead of the storage register.

2. Features

- Synchronous serial input and output
- Complies with JEDEC standard No.7A
- 8-bit parallel output
- Shift and storage registers have independent direct clear and clocks
- Independent clocks for shift and storage registers
- 100 MHz (typical)
- Multiple package options
- Specified from –40 °C to +85 °C and from –40 °C to +125 °C

3. Applications

- Serial-to parallel data conversion
- Remote control holding register

4. Ordering information

Table 1. Ordering information

Type number	Package			
	Temperature range	Name	Description	Version
74HC594D	–40 °C to +125 °C	SO16	plastic small outline package; 16 leads; body width 3.9 mm	SOT109-1
74HC594DB	–40 °C to +125 °C	SSOP16	plastic shrink small outline package; 16 leads; body width 5.3 mm	SOT338-1
74HC594N	–40 °C to +125 °C	DIP16	plastic dual in-line package; 16 leads (300 mil)	SOT38-4
74HCT594D	–40 °C to +125 °C	SO16	plastic small outline package; 16 leads; body width 3.9 mm	SOT109-1
74HCT594DB	–40 °C to +125 °C	SSOP16	plastic shrink small outline package; 16 leads; body width 5.3 mm	SOT338-1
74HCT594N	–40 °C to +125 °C	DIP16	plastic dual in-line package; 16 leads (300 mil)	SOT38-4

5. Functional diagram



Fig 1. Functional diagram



Fig 2. Logic symbol



Fig 3. IEC logic symbol



Fig 4. Logic diagram



Fig 5. Timing diagram

6. Pinning information

6.1 Pinning



Fig 6. Pin configuration SO16



Fig 7. Pin configuration SSOP16



Fig 8. Pin configuration DIP16

6.2 Pin description

Table 2. Pin description

Symbol	Pin	Description
Q1	1	parallel data output 1
Q2	2	parallel data output 2
Q3	3	parallel data output 3
Q4	4	parallel data output 4
Q5	5	parallel data output 5
Q6	6	parallel data output 6
Q7	7	parallel data output 7
GND	8	ground (0 V)
Q7S	9	serial data output
$\overline{SHR}$	10	shift register reset (active LOW)
SHCP	11	shift register clock input
STCP	12	storage register clock input
$\overline{STR}$	13	storage register reset (active LOW)
DS	14	serial data input
Q0	15	parallel data output 0
V_{CC}	16	supply voltage

7. Functional description

Table 3. Function table[1]

Function	Input				
	$\overline{SHR}$	$\overline{STR}$	SHCP	STCP	DS
Clear shift register	L	X	X	X	X
Clear storage register	X	L	X	X	X
Load DS into shift register stage 0, advance previous stage data to the next stage	H	X	↑	X	H or L
Transfer shift register data to storage register and outputs Qn	X	H	X	↑	X
Shift register one count pulse ahead of storage register	H	H	↑	↑	X

[1] H = HIGH voltage level;
L = LOW voltage level;
↑ = LOW-to-HIGH transition;
X = don't care.

8. Limiting values

Table 4. Limiting values

In accordance with the Absolute Maximum Rating System (IEC 60134). Voltages are referenced to GND (ground = 0 V).

Symbol	Parameter	Conditions		Min	Max	Unit
V_{CC}	supply voltage			–0.5	+7.0	V
I_{IK}	input clamping current	$V_I < -0.5$ V or $V_I > V_{CC} + 0.5$ V	[1]	-	±20	mA
I_{OK}	output clamping current	$V_O < -0.5$ V or $V_O > V_{CC} + 0.5$ V	[1]	-	±20	mA
I_O	output current	$V_O = -0.5$ V to $V_{CC} + 0.5$ V				
		Serial data output Q7S		-	±25	mA
		Parallel data output		-	±35	mA
I_{CC}	supply current	Serial data output Q7S		-	50	mA
		Parallel data output		-	70	mA
I_{GND}	ground current	Serial data output Q7S		-	–50	mA
		Parallel data output		-	–70	mA
T_{stg}	storage temperature			–65	+150	°C
P_{tot}	total power dissipation	$T_{amb} = -40$ °C to +125 °C	[2]	-	500	mW

[1] The input and output voltage ratings may be exceeded if the input and output current ratings are observed.

[2] For DIP16 packages: above 70 °C the value of P_{tot} derates linearly with 12 mW/K.
For SO16 packages: above 70 °C the value of P_{tot} derates linearly with 8 mW/K.
For SSOP16 packages: above 60 °C the value of P_{tot} derates linearly with 5.5 mW/K.

9. Recommended operating conditions

Table 5. Recommended operating conditions

Symbol	Parameter	Conditions	Min	Typ	Max	Unit
Type 74HC594						
V_{CC}	supply voltage		2.0	5.0	6.0	V
V_I	input voltage		0	-	V_{CC}	V
V_O	output voltage		0	-	V_{CC}	V
T_{amb}	ambient temperature		–40	+25	+125	°C
t_r	rise time	V_{CC} = 2.0 V	-	-	1000	ns
		V_{CC} = 4.5 V	-	6.0	500	ns
		V_{CC} = 6.0 V	-	-	400	ns
t_f	fall time	V_{CC} = 2.0 V	-	-	1000	ns
		V_{CC} = 4.5 V	-	6.0	500	ns
		V_{CC} = 6.0 V	-	-	400	ns
Type 74HCT594						
V_{CC}	supply voltage		4.5	5.0	5.5	V
V_I	input voltage		0	-	V_{CC}	V
V_O	output voltage		0	-	V_{CC}	V
T_{amb}	ambient temperature		–40	+25	+125	°C
t_r	rise time	V_{CC} = 4.5 V	-	6.0	500	ns
t_f	fall time	V_{CC} = 4.5 V	-	6.0	500	ns

10. Static characteristics

Table 6. Static characteristics type 74HC594

At recommended operating conditions; voltages are referenced to GND (ground = 0 V).

Symbol	Parameter	Conditions	Min	Typ	Max	Unit
T_{amb} = 25 °C						
V_{IH}	HIGH-level input voltage	V_{CC} = 2.0 V	1.5	1.2	-	V
		V_{CC} = 4.5 V	3.15	2.4	-	V
		V_{CC} = 6.0 V	4.2	3.2	-	V
V_{IL}	LOW-level input voltage	V_{CC} = 2.0 V	-	0.8	0.5	V
		V_{CC} = 4.5 V	-	2.1	1.35	V
		V_{CC} = 6.0 V	-	2.8	1.8	V
V_{OH}	HIGH-level output voltage	V_I = V_{IH} or V_{IL}				
		Serial data output Q7S				
		I_O = –4.0 mA; V_{CC} = 4.5 V	3.98	4.32	-	V
		I_O = –5.2 mA; V_{CC} = 6.0 V	5.48	5.81	-	V
		Parallel data outputs				
		I_O = –6.0 mA; V_{CC} = 4.5 V	3.98	4.32	-	V
		I_O = –7.8 mA; V_{CC} = 6.0 V	5.48	5.81	-	V

Table 6. Static characteristics type 74HC594 *…continued*

At recommended operating conditions; voltages are referenced to GND (ground = 0 V).

Symbol	Parameter	Conditions	Min	Typ	Max	Unit
V_{OL}	LOW-level output voltage	$V_I = V_{IH}$ or V_{IL}				
		Serial data output Q7S				
		I_O = 4.0 mA; V_{CC} = 4.5 V	-	0.15	0.26	V
		I_O = 5.2 mA; V_{CC} = 6.0 V	-	0.16	0.26	V
		Parallel data outputs				
		I_O = 6.0 mA; V_{CC} = 4.5 V	-	0.15	0.26	V
		I_O = 7.8 mA; V_{CC} = 6.0 V	-	0.16	0.26	V
I_I	input leakage current	$V_I = V_{CC}$ or GND; V_{CC} = 6.0 V	-	-	±0.1	µA
I_{CC}	supply current	$V_I = V_{CC}$ or GND; I_O = 0 A; V_{CC} = 6.0 V	-	-	8.0	µA
C_i	input capacitance		-	3.5	-	pF
T_{amb} = −40 °C to +85 °C						
V_{IH}	HIGH-level input voltage	V_{CC} = 2.0 V	1.5	-	-	V
		V_{CC} = 4.5 V	3.15	-	-	V
		V_{CC} = 6.0 V	4.2	-	-	V
V_{IL}	LOW-level input voltage	V_{CC} = 2.0 V	-	-	0.5	V
		V_{CC} = 4.5 V	-	-	1.35	V
		V_{CC} = 6.0 V	-	-	1.8	V
V_{OH}	HIGH-level output voltage	$V_I = V_{IH}$ or V_{IL}				
		Serial data output Q7S				
		I_O = −4.0 mA; V_{CC} = 4.5 V	3.84	-	-	V
		I_O = −5.2 mA; V_{CC} = 6.0 V	5.34	-	-	V
		Parallel data outputs				
		I_O = −6.0 mA; V_{CC} = 4.5 V	3.84	-	-	V
		I_O = −7.8 mA; V_{CC} = 6.0 V	5.34	-	-	V
V_{OL}	LOW-level output voltage	$V_I = V_{IH}$ or V_{IL}				
		Serial data output Q7S				
		I_O = 4.0 mA; V_{CC} = 4.5 V	-	-	0.33	V
		I_O = 5.2 mA; V_{CC} = 6.0 V	-	-	0.33	V
		Parallel data outputs				
		I_O = 6.0 mA; V_{CC} = 4.5 V	-	-	0.33	V
		I_O = 7.8 mA; V_{CC} = 6.0 V	-	-	0.33	V
I_I	input leakage current	$V_I = V_{CC}$ or GND; V_{CC} = 6.0 V	-	-	±1.0	µA
I_{CC}	supply current	$V_I = V_{CC}$ or GND; I_O = 0 A; V_{CC} = 6.0 V	-	-	80	µA
T_{amb} = −40 °C to +125 °C						
V_{IH}	HIGH-level input voltage	V_{CC} = 2.0 V	1.5	-	-	V
		V_{CC} = 4.5 V	3.15	-	-	V
		V_{CC} = 6.0 V	4.2	-	-	V

Table 6. Static characteristics type 74HC594 *…continued*

At recommended operating conditions; voltages are referenced to GND (ground = 0 V).

Symbol	Parameter	Conditions	Min	Typ	Max	Unit
V_{IL}	LOW-level input voltage	V_{CC} = 2.0 V	-	-	0.5	V
		V_{CC} = 4.5 V	-	-	1.35	V
		V_{CC} = 6.0 V	-	-	1.8	V
V_{OH}	HIGH-level output voltage	$V_I = V_{IH}$ or V_{IL}				
		Serial data output Q7S				
		I_O = –4.0 mA; V_{CC} = 4.5 V	3.7	-	-	V
		I_O = –5.2 mA; V_{CC} = 6.0 V	5.2	-	-	V
		Parallel data outputs				
		I_O = –6.0 mA; V_{CC} = 4.5 V	3.7	-	-	V
		I_O = –7.8 mA; V_{CC} = 6.0 V	5.2	-	-	V
V_{OL}	LOW-level output voltage	$V_I = V_{IH}$ or V_{IL}				
		Serial data output Q7S				
		I_O = 4.0 mA; V_{CC} = 4.5 V	-	-	0.4	V
		I_O = 5.2 mA; V_{CC} = 6.0 V	-	-	0.4	V
		Parallel data outputs				
		I_O = 6.0 mA; V_{CC} = 4.5 V	-	-	0.4	V
		I_O = 7.8 mA; V_{CC} = 6.0 V	-	-	0.4	V
I_I	input leakage current	$V_I = V_{CC}$ or GND; V_{CC} = 6.0 V	-	-	±1.0	µA
I_{CC}	supply current	$V_I = V_{CC}$ or GND; I_O = 0 A; V_{CC} = 6.0 V	-	-	160	µA

Table 7. Static characteristics type 74HCT594

At recommended operating conditions; voltages are referenced to GND (ground = 0 V).

Symbol	Parameter	Conditions	Min	Typ	Max	Unit
T_{amb} = 25 °C						
V_{IH}	HIGH-level input voltage	V_{CC} = 4.5 V to 5.5 V	2.0	1.6	-	V
V_{IL}	LOW-level input voltage	V_{CC} = 4.5 V to 5.5 V	-	1.2	0.8	V
V_{OH}	HIGH-level output voltage	V_I = V_{IH} or V_{IL}				
		Serial data output Q7S				
		I_O = –4.0 mA; V_{CC} = 4.5 V	3.98	4.32	-	V
		Parallel data outputs				
		I_O = –6.0 mA; V_{CC} = 4.5 V	3.98	4.32	-	V
V_{OL}	LOW-level output voltage	V_I = V_{IH} or V_{IL}				
		Serial data output Q7S				
		I_O = 4.0 mA; V_{CC} = 4.5 V	-	0.15	0.26	V
		Parallel data outputs				
		I_O = 6.0 mA; V_{CC} = 4.5 V	-	0.16	0.26	V
I_I	input leakage current	V_I = V_{CC} or GND; V_{CC} = 5.5 V	-	-	±0.1	µA
I_{CC}	supply current	V_I = V_{CC} or GND; I_O = 0 A; V_{CC} = 5.5 V	-	-	8.0	µA
ΔI_{CC}	additional supply current	per input pin; V_I = V_{CC} – 2.1 V and other inputs at V_{CC} or GND; I_O = 0 A; V_{CC} = 4.5 V to 5.5 V				
		pins $\overline{SHR}$, SHCP, STCP, $\overline{STR}$	-	150	540	µA
		pin DS	-	25	90	µA
C_i	input capacitance		-	3.5	-	pF
T_{amb} = –40 °C to +85 °C						
V_{IH}	HIGH-level input voltage	V_{CC} = 4.5 V to 5.5 V	2.0	-	-	V
V_{IL}	LOW-level input voltage	V_{CC} = 4.5 V to 5.5 V	-	-	0.8	V
V_{OH}	HIGH-level output voltage	V_I = V_{IH} or V_{IL}				
		Serial data output Q7S				
		I_O = –4.0 mA; V_{CC} = 4.5 V	3.84	-	-	V
		Parallel data outputs				
		I_O = –6.0 mA; V_{CC} = 4.5 V	3.84	-	-	V
V_{OL}	LOW-level output voltage	V_I = V_{IH} or V_{IL}				
		Serial data output				
		I_O = 4.0 mA; V_{CC} = 4.5 V	-	-	0.33	V
		Parallel data outputs				
		I_O = 6.0 mA; V_{CC} = 4.5 V	-	-	0.33	V
I_I	input leakage current	V_I = V_{CC} or GND; V_{CC} = 5.5 V	-	-	±1.0	µA
I_{CC}	supply current	V_I = V_{CC} or GND; I_O = 0 A; V_{CC} = 5.5 V	-	-	80	µA

Table 7. Static characteristics type 74HCT594 *…continued*

At recommended operating conditions; voltages are referenced to GND (ground = 0 V).

Symbol	Parameter	Conditions	Min	Typ	Max	Unit
ΔI_{CC}	additional supply current	per input pin; $V_I = V_{CC} - 2.1$ V and other inputs at V_{CC} or GND; $I_O = 0$ A; $V_{CC} = 4.5$ V to 5.5 V				
		pins $\overline{SHR}$, SHCP, STCP, $\overline{STR}$	-	-	675	µA
		pin DS	-	-	112.5	µA
$T_{amb} = -40$ °C to +125 °C						
V_{IH}	HIGH-level input voltage	$V_{CC} = 4.5$ V to 5.5 V	2.0	-	-	V
V_{IL}	LOW-level input voltage	$V_{CC} = 4.5$ V to 5.5 V	-	-	0.8	V
V_{OH}	HIGH-level output voltage	$V_I = V_{IH}$ or V_{IL}				
		Serial data output Q7S				
		$I_O = -4.0$ mA; $V_{CC} = 4.5$ V	3.7	-	-	V
		Parallel data outputs				
		$I_O = -6.0$ mA; $V_{CC} = 4.5$ V	3.7	-	-	V
V_{OL}	LOW-level output voltage	$V_I = V_{IH}$ or V_{IL}				
		Serial data output Q7S				
		$I_O = 4.0$ mA; $V_{CC} = 4.5$ V	-	-	0.4	V
		Parallel data outputs				
		$I_O = 6.0$ mA; $V_{CC} = 4.5$ V	-	-	0.4	V
I_I	input leakage current	$V_I = V_{CC}$ or GND; $V_{CC} = 5.5$ V	-	-	±1.0	µA
I_{CC}	supply current	$V_I = V_{CC}$ or GND; $I_O = 0$ A; $V_{CC} = 5.5$ V	-	-	160	µA
ΔI_{CC}	additional supply current	per input pin; $V_I = V_{CC} - 2.1$ V and other inputs at V_{CC} or GND; $I_O = 0$ A; $V_{CC} = 4.5$ V to 5.5 V				
		pins $\overline{SHR}$, SHCP, STCP, $\overline{STR}$	-	-	735	µA
		pin DS	-	-	122.5	µA

11. Dynamic characteristics

Table 8. Dynamic characteristics type 74HC594

GND = 0 V; $t_r = t_f$ = 6 ns; C_L = 50 pF; see Figure 15.

Symbol	Parameter	Conditions	25 °C			−40 °C to +85 °C		−40 °C to +125 °C		Unit
			Min	Typ	Max	Min	Max	Min	Max	
t_{pd}	propagation delay	SHCP to Q7S; see Figure 9 [1]								
		V_{CC} = 2.0 V	-	44	150	-	185	-	225	ns
		V_{CC} = 4.5 V	-	16	30	-	37	-	45	ns
		V_{CC} = 5.0 V; C_L = 15 pF	-	13	-	-	-	-	-	ns
		V_{CC} = 6.0 V	-	14	26	-	31	-	38	ns
		STCP to Qn; see Figure 10								
		V_{CC} = 2.0 V	-	44	150	-	185	-	225	ns
		V_{CC} = 4.5 V	-	16	30	-	37	-	45	ns
		V_{CC} = 5.0 V; C_L = 15 pF	-	13	-	-	-	-	-	ns
		V_{CC} = 6.0 V	-	14	26	-	31	-	38	ns
t_{PHL}	HIGH to LOW propagation delay	$\overline{SHR}$ to Q7S; see Figure 13								
		V_{CC} = 2.0 V	-	39	150	-	185	-	225	ns
		V_{CC} = 4.5 V	-	14	30	-	37	-	45	ns
		V_{CC} = 5.0 V; C_L = 15 pF	-	11	-	-	-	-	-	ns
		V_{CC} = 6.0 V	-	12	26	-	31	-	38	ns
		$\overline{STR}$ to Qn; see Figure 14								
		V_{CC} = 2.0 V	-	39	125	-	155	-	185	ns
		V_{CC} = 4.5 V	-	14	25	-	31	-	37	ns
		V_{CC} = 5.0 V; C_L = 15 pF	-	11	-	-	-	-	-	ns
		V_{CC} = 6.0 V	-	12	21	-	26	-	31	ns
t_{THL}	HIGH to LOW output transition time	see Figure 9								
		Serial data output Q7S								
		V_{CC} = 2.0 V	-	19	75	-	95	-	110	ns
		V_{CC} = 4.5 V	-	7	15	-	19	-	22	ns
		V_{CC} = 6.0 V	-	6	13	-	16	-	19	ns
		Parallel data outputs								
		V_{CC} = 2.0 V	-	14	60	-	75	-	90	ns
		V_{CC} = 4.5 V	-	5	12	-	15	-	18	ns
		V_{CC} = 6.0 V	-	4	10	-	13	-	15	ns

Table 8. Dynamic characteristics type 74HC594 *…continued*

GND = 0 V; $t_r = t_f$ = 6 ns; C_L = 50 pF; see Figure 15.

Symbol	Parameter	Conditions	25 °C			–40 °C to +85 °C		–40 °C to +125 °C		Unit
			Min	Typ	Max	Min	Max	Min	Max	
t_{TLH}	LOW to HIGH output transition time	see Figure 9								
		Serial data output Q7S								
		V_{CC} = 2.0 V	-	19	75	-	95	-	110	ns
		V_{CC} = 4.5 V	-	7	15	-	19	-	22	ns
		V_{CC} = 6.0 V	-	6	13	-	16	-	19	ns
		Parallel data outputs								
		V_{CC} = 2.0 V	-	14	60	-	75	-	90	ns
		V_{CC} = 4.5 V	-	5	12	-	15	-	18	ns
		V_{CC} = 6.0 V	-	4	10	-	13	-	15	ns
t_W	pulse width	SHCP (HIGH or LOW); see Figure 9								
		V_{CC} = 2.0 V	80	10	-	100	-	120	-	ns
		V_{CC} = 4.5 V	16	4	-	20	-	24	-	ns
		V_{CC} = 6.0 V	14	3	-	17	-	20	-	ns
		STCP (HIGH or LOW); see Figure 10								
		V_{CC} = 2.0 V	80	10	-	100	-	120	-	ns
		V_{CC} = 4.5 V	16	4	-	20	-	24	-	ns
		V_{CC} = 6.0 V	14	3	-	17	-	20	-	ns
		$\overline{SHR}$ and $\overline{STR}$ (HIGH or LOW); see Figure 13 and Figure 14								
		V_{CC} = 2.0 V	80	14	-	100	-	120	-	ns
		V_{CC} = 4.5 V	16	5	-	20	-	24	-	ns
		V_{CC} = 6.0 V	14	4	-	17	-	20	-	ns

Table 8. Dynamic characteristics type 74HC594 *…continued*

GND = 0 V; $t_r = t_f$ = 6 ns; C_L = 50 pF; see Figure 15.

Symbol	Parameter	Conditions	25 °C			–40 °C to +85 °C		–40 °C to +125 °C		Unit
			Min	Typ	Max	Min	Max	Min	Max	
t_{su}	set-up time	DS to SHCP; see Figure 11								
		V_{CC} = 2.0 V	100	10	-	125	-	150	-	ns
		V_{CC} = 4.5 V	20	4	-	25	-	30	-	ns
		V_{CC} = 6.0 V	17	3	-	21	-	26	-	ns
		$\overline{SHR}$ to STCP; see Figure 12								
		V_{CC} = 2.0 V	100	14	-	125	-	150	-	ns
		V_{CC} = 4.5 V	20	5	-	25	-	30	-	ns
		V_{CC} = 6.0 V	17	4	-	21	-	26	-	ns
		SHCP to STCP; see Figure 10								
		V_{CC} = 2.0 V	100	17	-	125	-	150	-	ns
		V_{CC} = 4.5 V	20	6	-	25	-	30	-	ns
		V_{CC} = 6.0 V	17	5	-	21	-	26	-	ns
t_h	hold time	DS to SHCP; see Figure 11								
		V_{CC} = 2.0 V	25	–8	-	30	-	35	-	ns
		V_{CC} = 4.5 V	5	–3	-	6	-	7	-	ns
		V_{CC} = 6.0 V	4	–2	-	5	-	6	-	ns
t_{rec}	recovery time	$\overline{SHR}$ to SHCP and $\overline{STR}$ to STCP; see Figure 13 and Figure 14								
		V_{CC} = 2.0 V	50	–14	-	65	-	75	-	ns
		V_{CC} = 4.5 V	10	–5	-	13	-	15	-	ns
		V_{CC} = 6.0 V	9	–4	-	11	-	13	-	ns
f_{max}	maximum frequency	SHCP or STCP; see Figure 9 and Figure 10								
		V_{CC} = 2.0 V	6.0	30	-	4.8	-	4.0	-	MHz
		V_{CC} = 4.5 V	30	92	-	24	-	20	-	MHz
		V_{CC} = 5.0 V; C_L = 15 pF	-	100	-	-	-	-	-	MHz
		V_{CC} = 6.0 V	35	109	-	28	-	24	-	MHz

Table 8. Dynamic characteristics type 74HC594 *…continued*

GND = 0 V; $t_r = t_f$ = 6 ns; C_L = 50 pF; see Figure 15.

Symbol	Parameter	Conditions		25 °C			–40 °C to +85 °C		–40 °C to +125 °C		Unit
				Min	Typ	Max	Min	Max	Min	Max	
C_{PD}	power dissipation capacitance	V_I = GND to V_{CC}; V_{CC} = 5 V; f_i = 1 MHz	[2]	-	84	-	-	-	-	-	pF

[1] t_{pd} is the same as t_{PHL} and t_{PLH}.

[2] C_{PD} is used to determine the dynamic power dissipation (P_D in µW):
$P_D = C_{PD} \times V_{CC}^2 \times f_i \times N + \Sigma(C_L \times V_{CC}^2 \times f_o)$ where:
f_i = input frequency in MHz;
f_o = output frequency in MHz;
C_L = output load capacitance in pF;
V_{CC} = supply voltage in V;
N = number of inputs switching;
$\Sigma(C_L \times V_{CC}^2 \times f_o)$ = sum of outputs.

Table 9. Dynamic characteristics type 74HCT594

GND = 0 V; V_{CC} = 4.5 V; $t_r = t_f$ = 6 ns; C_L = 50 pF; see Figure 15.

Symbol	Parameter	Conditions		25 °C			–40 °C to +85 °C		–40 °C to +125 °C		Unit
				Min	Typ	Max	Min	Max	Min	Max	
t_{pd}	propagation delay	SHCP to Q7S; see Figure 9	[1]	-	18	32	-	40	-	48	ns
		V_{CC} = 5.0 V; C_L = 15 pF		-	15	-	-	-	-	-	ns
		STCP to Qn; see Figure 10		-	18	32	-	40	-	48	ns
		V_{CC} = 5.0 V; C_L = 15 pF		-	15	-	-	-	-	-	ns
t_{PHL}	HIGH to LOW propagation delay	$\overline{SHR}$ to Q7S; see Figure 13		-	17	30	-	38	-	45	ns
		V_{CC} = 5.0 V; C_L = 15 pF		-	14	-	-	-	-	-	ns
		$\overline{STR}$ to Qn; see Figure 14		-	17	30	-	38	-	45	ns
		V_{CC} = 5.0 V; C_L = 15 pF		-	14	-	-	-	-	-	ns
t_{THL}	HIGH to LOW output transition time	see Figure 9									
		Serial data output Q7S									
		V_{CC} = 4.5 V		-	7	15	-	19	-	22	ns
		Parallel data outputs									
		V_{CC} = 4.5 V		-	5	12	-	15	-	18	ns
t_{TLH}	LOW to HIGH output transition time	see Figure 9									
		Serial data output Q7S									
		V_{CC} = 4.5 V		-	7	15	-	19	-	22	ns
		Parallel data outputs									
		V_{CC} = 4.5 V		-	5	12	-	15	-	18	ns

Table 9. Dynamic characteristics type 74HCT594 *…continued*

GND = 0 V; V_{CC} = 4.5 V; $t_r = t_f$ = 6 ns; C_L = 50 pF; see Figure 15.

Symbol	Parameter	Conditions	25 °C			–40 °C to +85 °C		–40 °C to +125 °C		Unit
			Min	Typ	Max	Min	Max	Min	Max	
t_W	pulse width	SHCP (HIGH or LOW); see Figure 9	16	4	-	20	-	24	-	ns
		STCP (HIGH or LOW); see Figure 10	16	4	-	20	-	24	-	ns
		$\overline{SHR}$ and $\overline{STR}$ (HIGH or LOW); see Figure 13 and Figure 14	16	6	-	20	-	24	-	ns
t_{su}	set-up time	DS to SHCP; see Figure 11	20	4	-	25	-	30	-	ns
		$\overline{SHR}$ to STCP; see Figure 12	20	6	-	25	-	30	-	ns
		SHCP to STCP; see Figure 10	20	7	-	25	-	30	-	ns
t_h	hold time	DS to SHCP; see Figure 11	5	–3	-	6	-	7	-	ns
t_{rec}	recovery time	$\overline{SHR}$ to SHCP and $\overline{STR}$ to STCP; see Figure 13 and Figure 14	10	–5	-	13	-	15	-	ns
f_{max}	maximum frequency	SHCP or STCP; see Figure 9 and Figure 10	30	92	-	24	-	20	-	MHz
		V_{CC} = 5.0 V; C_L = 15 pF	-	100	-	-	-	-	-	MHz
C_{PD}	power dissipation capacitance	V_I = GND to V_{CC} – 1.5 V; V_{CC} = 5 V; f_i = 1 MHz [2]	-	89	-	-	-	-	-	pF

[1] t_{pd} is the same as t_{PHL} and t_{PLH}.

[2] C_{PD} is used to determine the dynamic power dissipation (P_D in µW):
$P_D = C_{PD} \times V_{CC}^2 \times f_i \times N + \Sigma(C_L \times V_{CC}^2 \times f_o)$ where:
f_i = input frequency in MHz;
f_o = output frequency in MHz;
C_L = output load capacitance in pF;
V_{CC} = supply voltage in V;
N = number of inputs switching;
$\Sigma(C_L \times V_{CC}^2 \times f_o)$ = sum of outputs.

12. Waveforms



Measurement points are given in Table 10.

t_{PLH} and t_{PHL} are the same as t_{pd}.

t_{TLH} = LOW to HIGH output transition time; t_{THL} = HIGH to LOW output transition time.

Fig 9. The shift clock (SHCP) to output (Q7S) propagation delays, the shift clock pulse width, the maximum shift clock frequency, and output transition times



Measurement points are given in Table 10.

t_{PLH} and t_{PHL} are the same as t_{pd}.

Fig 10. The storage clock (STCP) to output (Qn), propagation delays, the storage clock pulse width, the maximum storage clock pulse frequency and the shift clock to storage clock set-up time



Measurement points are given in Table 10.

The shaded areas indicate when the input is permitted to change for predictable output performance.

Fig 11. The data set-up time and hold times for DS input to SHCP



Measurement points are given in Table 10.

Fig 12. The set-up time shift reset ($\overline{SHR}$) to storage clock (STCP)



Measurement points are given in Table 10.

t_{PLH} and t_{PHL} are the same as t_{pd}.

Fig 13. The shift reset ($\overline{SHR}$) pulse width, the shift reset to output (Q7S) propagation delay and the shift reset to shift clock (SHCP) recovery time



Measurement points are given in Table 10.

t_{PLH} and t_{PHL} are the same as t_{pd}.

Fig 14. The storage reset ($\overline{STR}$) pulse width, the storage reset to output (Qn) propagation delay and the storage reset to storage clock (STCP) recovery time

Table 10. Measurement points

Type	Input	Output
	V_M	V_M
74HC594	$0.5 \times V_{CC}$	$0.5 \times V_{CC}$
74HCT594	1.3 V	1.3 V



Test data is given in Table 11.

Definitions test circuit:

R_T = Termination resistance should be equal to output impedance Z_o of the pulse generator

C_L = Load capacitance including jig and probe capacitance

R_L = Load resistor

S1 = Test selection switch

Fig 15. Load circuitry for measuring switching times

Table 11. Test data

Type	Input		Load		S1 position		
	V_I	t_r, t_f	C_L	R_L	t_{PHL}, t_{PLH}	t_{PZH}, t_{PHZ}	t_{PZL}, t_{PLZ}
74HC594	V_{CC}	6 ns	15 pF, 50 pF	1 kΩ	open	GND	V_{CC}
74HCT594	3 V	6 ns	15 pF, 50 pF	1 kΩ	open	GND	V_{CC}

13. Package outline

SO16: plastic small outline package; 16 leads; body width 3.9 mm **SOT109-1**



DIMENSIONS (inch dimensions are derived from the original mm dimensions)

UNIT	A max.	A_1	A_2	A_3	b_p	c	$D^{(1)}$	$E^{(1)}$	e	H_E	L	L_p	Q	v	w	y	$Z^{(1)}$	θ
mm	1.75	0.25 0.10	1.45 1.25	0.25	0.49 0.36	0.25 0.19	10.0 9.8	4.0 3.8	1.27	6.2 5.8	1.05	1.0 0.4	0.7 0.6	0.25	0.25	0.1	0.7 0.3	8^o 0^o
inches	0.069	0.010 0.004	0.057 0.049	0.01	0.019 0.014	0.0100 0.0075	0.39 0.38	0.16 0.15	0.05	0.244 0.228	0.041	0.039 0.016	0.028 0.020	0.01	0.01	0.004	0.028 0.012	

Note

1. Plastic or metal protrusions of 0.15 mm (0.006 inch) maximum per side are not included.

OUTLINE VERSION	REFERENCES				EUROPEAN PROJECTION	ISSUE DATE
	IEC	JEDEC	JEITA			
SOT109-1	076E07	MS-012				~~99-12-27~~ 03-02-19

Fig 16. Package outline SOT109-1 (SO16)

SSOP16: plastic shrink small outline package; 16 leads; body width 5.3 mm **SOT338-1**



DIMENSIONS (mm are the original dimensions)

UNIT	A max.	A_1	A_2	A_3	b_p	c	$D^{(1)}$	$E^{(1)}$	e	H_E	L	L_p	Q	v	w	y	$Z^{(1)}$	θ
mm	2	0.21 0.05	1.80 1.65	0.25	0.38 0.25	0.20 0.09	6.4 6.0	5.4 5.2	0.65	7.9 7.6	1.25	1.03 0.63	0.9 0.7	0.2	0.13	0.1	1.00 0.55	8^o 0^o

Note

1. Plastic or metal protrusions of 0.25 mm maximum per side are not included.

OUTLINE VERSION	REFERENCES				EUROPEAN PROJECTION	ISSUE DATE
	IEC	JEDEC	JEITA			
SOT338-1		MO-150				~~99-12-27~~ 03-02-19

Fig 17. Package outline SOT338-1 (SSOP16)

DIP16: plastic dual in-line package; 16 leads (300 mil) **SOT38-4**



DIMENSIONS (inch dimensions are derived from the original mm dimensions)

UNIT	A max.	A_1 min.	A_2 max.	b	b_1	b_2	c	D (1)	E (1)	e	e_1	L	M_E	M_H	w	Z (1) max.
mm	4.2	0.51	3.2	1.73 1.30	0.53 0.38	1.25 0.85	0.36 0.23	19.50 18.55	6.48 6.20	2.54	7.62	3.60 3.05	8.25 7.80	10.0 8.3	0.254	0.76
inches	0.17	0.02	0.13	0.068 0.051	0.021 0.015	0.049 0.033	0.014 0.009	0.77 0.73	0.26 0.24	0.1	0.3	0.14 0.12	0.32 0.31	0.39 0.33	0.01	0.03

Note

1. Plastic or metal protrusions of 0.25 mm (0.01 inch) maximum per side are not included.

OUTLINE VERSION	REFERENCES				EUROPEAN PROJECTION	ISSUE DATE
	IEC	JEDEC	JEITA			
SOT38-4						~~95-01-14~~ 03-02-13

Fig 18. Package outline SOT38-4 (DIP16)

14. Abbreviations

Table 12. Abbreviations

Acronym	Description
CMOS	Complementary Metal Oxide Semiconductor
DUT	Device Under Test
ESD	ElectroStatic Discharge
HBM	Human Body Model
LSTTL	Low-Power Schottky Transistor-Transistor Logic
MM	Machine Model
TTL	Transistor-Transistor Logic

15. Revision history

Table 13. Revision history

Document ID	Release date	Data sheet status	Change notice	Supersedes
74HC_HCT594_3	20061220	Product data sheet	-	74HC_HCT594_CNV_2
Modifications:	• The format of this data sheet has been redesigned to comply with the new identity guidelines of NXP Semiconductors. • Legal texts have been adapted to the new company name where appropriate. • Table 1 “Ordering information” updated.			
74HC_HCT594_CNV_2	19970908	Product specification	-	74HC_HCT594_CNV_1

16. Legal information

16.1 Data sheet status

Document status[1][2]	Product status[3]	Definition
Objective [short] data sheet	Development	This document contains data from the objective specification for product development.
Preliminary [short] data sheet	Qualification	This document contains data from the preliminary specification.
Product [short] data sheet	Production	This document contains the product specification.

[1] Please consult the most recently issued document before initiating or completing a design.

[2] The term 'short data sheet' is explained in section "Definitions".

[3] The product status of device(s) described in this document may have changed since this document was published and may differ in case of multiple devices. The latest product status information is available on the Internet at URL http://www.nxp.com.

16.2 Definitions

Draft — The document is a draft version only. The content is still under internal review and subject to formal approval, which may result in modifications or additions. NXP Semiconductors does not give any representations or warranties as to the accuracy or completeness of information included herein and shall have no liability for the consequences of use of such information.

Short data sheet — A short data sheet is an extract from a full data sheet with the same product type number(s) and title. A short data sheet is intended for quick reference only and should not be relied upon to contain detailed and full information. For detailed and full information see the relevant full data sheet, which is available on request via the local NXP Semiconductors sales office. In case of any inconsistency or conflict with the short data sheet, the full data sheet shall prevail.

16.3 Disclaimers

General — Information in this document is believed to be accurate and reliable. However, NXP Semiconductors does not give any representations or warranties, expressed or implied, as to the accuracy or completeness of such information and shall have no liability for the consequences of use of such information.

Right to make changes — NXP Semiconductors reserves the right to make changes to information published in this document, including without limitation specifications and product descriptions, at any time and without notice. This document supersedes and replaces all information supplied prior to the publication hereof.

Suitability for use — NXP Semiconductors products are not designed, authorized or warranted to be suitable for use in medical, military, aircraft, space or life support equipment, nor in applications where failure or malfunction of a NXP Semiconductors product can reasonably be expected to result in personal injury, death or severe property or environmental damage. NXP Semiconductors accepts no liability for inclusion and/or use of NXP Semiconductors products in such equipment or applications and therefore such inclusion and/or use is at the customer's own risk.

Applications — Applications that are described herein for any of these products are for illustrative purposes only. NXP Semiconductors makes no representation or warranty that such applications will be suitable for the specified use without further testing or modification.

Limiting values — Stress above one or more limiting values (as defined in the Absolute Maximum Ratings System of IEC 60134) may cause permanent damage to the device. Limiting values are stress ratings only and operation of the device at these or any other conditions above those given in the Characteristics sections of this document is not implied. Exposure to limiting values for extended periods may affect device reliability.

Terms and conditions of sale — NXP Semiconductors products are sold subject to the general terms and conditions of commercial sale, as published at http://www.nxp.com/profile/terms, including those pertaining to warranty, intellectual property rights infringement and limitation of liability, unless explicitly otherwise agreed to in writing by NXP Semiconductors. In case of any inconsistency or conflict between information in this document and such terms and conditions, the latter will prevail.

No offer to sell or license — Nothing in this document may be interpreted or construed as an offer to sell products that is open for acceptance or the grant, conveyance or implication of any license under any copyrights, patents or other industrial or intellectual property rights.

16.4 Trademarks

Notice: All referenced brands, product names, service names and trademarks are the property of their respective owners.

17. Contact information

For additional information, please visit: **http://www.nxp.com**

For sales office addresses, send an email to: **salesaddresses@nxp.com**

18. Contents

1 General description 1
2 Features 1
3 Applications 1
4 Ordering information 2
5 Functional diagram 2
6 Pinning information 4
6.1 Pinning 4
6.2 Pin description 5
7 Functional description 6
8 Limiting values 6
9 Recommended operating conditions 7
10 Static characteristics 7
11 Dynamic characteristics 12
12 Waveforms 17
13 Package outline 21
14 Abbreviations 24
15 Revision history 24
16 Legal information 25
16.1 Data sheet status 25
16.2 Definitions 25
16.3 Disclaimers 25
16.4 Trademarks 25
17 Contact information 25
18 Contents 26

For more information, please visit: http://www.nxp.com
For sales office addresses, please send an email to: salesaddresses@nxp.com

Date of release: 20 December 2006
Document identifier: 74HC_HCT594_3