### INTEGRATED CIRCUITS

# DATA SHEET

# 74LV4053

Triple 2-channel analog multiplexer/demultiplexer

Product specification
Supersedes data of 1997 Jul 15
IC24 Data Handbook





### Triple 2-channel analog multiplexer/demultiplexer

74LV4053

#### **FEATURES**

- Optimized for low voltage applications: 1.0 to 6.0 V
- Accepts TTL input levels between V<sub>CC</sub> = 2.7 V and V<sub>CC</sub> = 3.6 V
- Low typ "ON" resistance:

100  $\Omega$  at V<sub>CC</sub> – V<sub>EE</sub> = 4.5 V 150  $\Omega$  at V<sub>CC</sub> – V<sub>EE</sub> = 3.0 V 240  $\Omega$  at V<sub>CC</sub> – V<sub>EE</sub> = 2.0 V

- Logic level translation: to enable 3 V logic to communicate with ± 3 V analog signals
- Typical "break before make" built in
- Output capability: non-standard
- I<sub>CC</sub> category: MSI

#### DESCRIPTION

The 74LV4053 is a low-voltage CMOS device and is pin and function compatible with the 74HC/HCT4053.

The 74LV4053 is a triple 2-channel analog multiplexer/demultiplexer with a common enable input (E). Each multiplexer/demultiplexer has two independent inputs/outputs (nY $_0$  to nY $_1$ ), a common input/output (nZ) and three digital select inputs (S $_1$  to S $_3$ ).

With E LOW, one of the two switches is selected (low impedance ON-state) by  $S_1$  to  $S_3$  With  $\overline{E}$  HIGH, all switches are in the high impedance OFF-states, independent of S<sub>1</sub> and S<sub>3</sub>.

V<sub>CC</sub> and GND are the supply voltage pins for the digital control inputs  $(S_1, \text{ to } S_3, \text{ and } \overline{E})$ . The  $V_{CC}$  to GND ranges are 1.0 to 6.0 V. The analog inputs/outputs (nY<sub>0</sub>, to nY<sub>1</sub>, and nZ) can swing between  $V_{CC}$ as a positive limit and  $V_{\text{EE}}$  as a negative limit.  $V_{\text{CC}}$  -  $V_{\text{EE}}$  may not exceed 6.0 V. For operation as a digital multiplexer/demultiplexer, VEE is connected to GND (typically ground).

#### QUICK REFERENCE DATA

GND = 0 V;  $T_{amh} = 25^{\circ}C$ ;  $t_r = t_f \le 2.5 \text{ ns}$ 

SYMBOL	PARAMETER	CONDITIONS	TYPICAL	UNIT
t <sub>PZH</sub> /t <sub>PZL</sub>	Turn "ON" time E to V <sub>OS</sub> S <sub>n</sub> to V <sub>OS</sub>	$C_L$ = 15 pF $R_L$ = 1K $\Omega$ $V_{CC}$ = 3.3 V	16 20	ns
t <sub>PHZ</sub> /t <sub>PLZ</sub>	Turn "OFF" time E to V <sub>OS</sub> S <sub>n</sub> to V <sub>OS</sub>		17 16	115
C <sub>I</sub>	Input capacitance		3.5	
C <sub>PD</sub>	Power dissipation capacitance per switch	See Notes 1 and 2	36	pF
C <sub>S</sub>	Maximum switch capacitance independent (Y) common (Z)		5 8	Γ.


#### NOTES:

- $C_{PD}$  is used to determine the dynamic power dissipation ( $P_D$  in  $\mu W$ )
  - $P_D = C_{PD} \times V_{CC}^2 \times f_i + \sum_i ((C_{L+} C_S) \times V_{CC}^2 \times f_o)$  where:
  - f<sub>i</sub> = input frequency in MHz; C<sub>L</sub> = output load capacity in pF;
  - $f_0$  = output frequency in MHz;  $C_S$  = maximum switch capacitance in pF;
- $V_{CC}$  = supply voltage in V;  $\sum ((C_L + C_S) \times V_{CC}^2 \times f_0)$  = sum of the outputs.
- The condition is  $V_I = GND$  to  $V_{CC}$ .

#### ORDERING INFORMATION

PACKAGES	TEMPERATURE RANGE	OUTSIDE NORTH AMERICA	NORTH AMERICA	PKG. DWG. #
16-Pin Plastic DIL	-40°C to +125°C	74LV4053 N	74LV4053 N	SOT38-1
16-Pin Plastic SO	-40°C to +125°C	74LV4053 D	74LV4053 D	SOT109-1
16-Pin Plastic SSOP Type II	-40°C to +125°C	74LV4053 DB	74LV4053 DB	SOT338-1
16-Pin Plastic TSSOP Type I	-40°C to +125°C	74LV4053 PW	74LV4053PW DH	SOT403-1

#### PIN CONFIGURATION




#### PIN DESCRIPTION

PIN NUMBER	SYMBOL	FUNCTION				
2, 1	2Y <sub>0</sub> , 2Y <sub>1</sub>	Independent inputs/outputs				
5, 3	3Y <sub>0</sub> , 3Y <sub>1</sub>	Independent inputs/outputs				
6	Ē	Enable input (active LOW)				
7	V <sub>EE</sub>	Negative supply voltage				
8	GND	Ground (0 V)				
11, 10, 9	S <sub>1</sub> to S <sub>3</sub>	Select inputs				
12, 13	1Y <sub>0</sub> , 1Y <sub>1</sub>	Independent inputs/outputs				
14, 15, 4	1Z to 3Z	Common inputs/outputs				
16	V <sub>CC</sub>	Positive supply voltage				


# Triple 2-channel analog multiplexer/demultiplexer

74LV4053

#### **LOGIC SYMBOL**



#### LOGIC SYMBOL (IEEE/IEC)



#### **FUNCTION TABLE**


INP	INPUTS						
Ē	Sn	ON					
L	L	$nY_0 - nZ$					
L	Н	$nY_1 - nZ$					
Н	X	None					

#### NOTES:


H = HIGH voltage level L = LOW voltage level

X = don't care

### SCHEMATIC DIAGRAM (ONE SWITCH)



#### **FUNCTIONAL DIAGRAM**



# Triple 2-channel analog multiplexer/demultiplexer

74LV4053

#### **ABSOLUTE MAXIMUM RATINGS<sup>1, 2</sup>**

In accordance with the Absolute Maximum Rating System (IEC 134).

Voltages are referenced to GND (ground = 0 V).

SYMBOL	PARAMETER	CONDITIONS	RATING	UNIT
V <sub>CC</sub>	DC supply voltage		-0.5 to +7.0	V
± I <sub>IK</sub>	DC input diode current	$V_{I} < -0.5 \text{ or } V_{I} > V_{CC} + 0.5 \text{ V}$	20	mA
± I <sub>SK</sub>	DC switch diode current	$V_{O} < -0.5 \text{ or } V_{O} > V_{CC} + 0.5 \text{ V}$	20	mA
±IS	DC switch current	$-0.5 \text{ V} < \text{V}_{\text{S}} < \text{V}_{\text{CC}} + 0.5 \text{ V}$	25	mA
T <sub>stg</sub>	Storage temperature range		-65 to +150	°C
P <sub>TOT</sub>	Power dissipation per package  – plastic DIL  – plastic mini-pack (SO)  – plastic shrink mini-pack (SSOP and TSSOP)	for temperature range: -40 to +125°C above +70°C derate linearly with 12 mW/K above +70°C derate linearly with 8 mW/K above +60°C derate linearly with 5.5 mW/K	750 500 400	mW

#### NOTES:

#### RECOMMENDED OPERATING CONDITIONS

SYMBOL	PARAMETER	MIN	TYP	MAX	UNIT	
V <sub>CC</sub>	DC supply voltage	See Note 1 and Figure 5 1.0				V
V <sub>I</sub>	Input voltage		0	_	V <sub>CC</sub>	V
Vo	Output voltage		0	-	V <sub>CC</sub>	V
T <sub>amb</sub>	Operating ambient temperature range in free air	See DC and AC characteristics	-40 -40		+85 +125	°C
t <sub>r</sub> , t <sub>f</sub>	Input rise and fall times	$V_{CC} = 1.0 \text{ V to } 2.0 \text{ V}$ $V_{CC} = 2.0 \text{ V to } 2.7 \text{ V}$ $V_{CC} = 2.7 \text{ V to } 6.0 \text{ V}$	- - -	- - -	500 200 100	ns/V

#### NOTE

Stresses beyond those listed may cause permanent damage to the device. These are stress ratings only and functional operation of the
device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to
absolute-maximum-rated conditions for extended periods may affect device reliability.

The input and output voltage ratings may be exceeded if the input and output current ratings are observed.

<sup>1.</sup> The LV is guaranteed to function down to  $V_{CC} = 1.0 \text{V}$  (input levels GND or  $V_{CC}$ ); DC characteristics are guaranteed from  $V_{CC} = 1.2 \text{V}$  to  $V_{CC} = 6.0 \text{V}$ .

# Triple 2-channel analog multiplexer/demultiplexer

74LV4053

### DC ELECTRICAL CHARACTERISTICS

Over recommended operating conditions, voltages are referenced to GND (ground = 0 V)

						LIMITS			╛	
SYMBOL	PARAMETER	TEST CO	NDITIONS	-4	0°C to +8	5°C	-40°C t	+125°C	רואט 🗌	
			MIN	TYP <sup>1</sup>	MAX	MIN	MAX			
		V <sub>CC</sub> = 1.2 V		0.9			0.9			
	LICH lovel Input	$V_{CC} = 2.0 \text{ V}$		1.4			1.4			
$V_{IH}$	HIGH level Input voltage	$V_{CC} = 2.7 \text{ to } 3.6 \text{ V}$		2.0			2.0		V	
		V <sub>CC</sub> = 4.5 V		3.15			3.15		╛	
		V <sub>CC</sub> = 6.0 V		4.20			4.20			
		V <sub>CC</sub> = 1.2 V				0.3		0.3	_	
	LOW level Input	V <sub>CC</sub> = 2.0 V				0.6		0.6	┨	
$V_{IL}$	voltage	$V_{CC} = 2.7 \text{ to } 3.6 \text{ V}$				0.8		0.8	-	
		V <sub>CC</sub> = 4.5 V			_	1.35		1.35	4	
		V <sub>CC</sub> = 6.0 V				1.80		1.80	₩	
$\pm l_1$	Input leakage	V <sub>CC</sub> = 3.6	$V_1 = V_{CC}$ or GND		+	1.0		1.0	μΑ	
	current	$V_{CC} = 6.0$			-	2.0		2.0	+-	
±Is	Analog switch OFF-state current	$V_{CC} = 3.6$	$V_I = V_{IH} \text{ or } V_{IL}$			1.0		1.0	μΑ	
±iS	per channel	V <sub>CC</sub> = 6.0	IV <sub>S</sub> I = V <sub>CC</sub> - GND (See Figure 2)			2.0		2.0	μΑ	
	Analog switch	V <sub>CC</sub> = 3.6	$V_I = V_{IH}$ or $V_{IL}$			1.0		1.0	μΑ	
±IS	ON-state current	V <sub>CC</sub> = 6.0	V <sub>S</sub> I = V <sub>CC</sub> - GND (See Figure 3)			2.0		2.0		
	Quiescent supply	V <sub>CC</sub> = 3.6 V	$V_I = V_{CC}$ or GND			20.0		40		
Icc	current	V <sub>CC</sub> = 6.0 V	$V_{IS}$ = GND or $V_{CC}$ ; $V_{OS}$ = $V_{CC}$ or GND			40.0		80	μΑ	
Δl <sub>CC</sub>	Additional quiescent supply current per input	V <sub>CC</sub> = 2.7 to 3.6 V	$V_{I} = V_{CC} - 0.6 \text{ V}$			500		850	μА	
		V <sub>CC</sub> = 1.2 V	$\begin{split} I_S &= 100 \; _{\mu}A; \\ V_{IS} &= V_{CC} \; to \; GND; \\ V_I &= V_{IH} \; or \; V_{IL} \end{split}$							
	ON-resistance	V <sub>CC</sub> = 2.0 V			180	365		435	7	
$R_{ON}$	(peak)	V <sub>CC</sub> = 2.7 V	I <sub>S</sub> = 1000 <sub>μ</sub> A;		115	225		270	Ω	
		$V_{CC} = 3.0 \text{ to } 3.6 \text{ V}$	$V_{IS} = V_{CC}$ to GND;		100	200		245	1	
		$V_{CC} = 4.5 \text{ V}$	$V_{I} = V_{IH}$ or $V_{IL}$		75	150		180	]	
		$V_{CC} = 6.0 \text{ V}$			70	140		165		
		V <sub>CC</sub> = 1.2 V	$I_S = 100 \mu A;$ $V_{IS} = GND;$ $V_I = V_{IH} \text{ or } V_{IL}$		250					
	ON-resistance	V <sub>CC</sub> = 2.0 V			120	280		325	7	
$R_{ON}$	(rail)	V <sub>CC</sub> = 2.7 V	I <sub>S</sub> = 1000 <sub>μ</sub> A;		75	170		195	Ω	
	[	$V_{CC} = 3.0 \text{ to } 3.6 \text{ V}$	$V_{IS} = GND;$ $V_{I} = V_{IH} \text{ or } V_{IL}$		70	155		180	7	
		V <sub>CC</sub> = 4.5 V	$\nabla V_{I} = V_{IH} \text{ or } V_{IL}$		50	120		135	7	
		V <sub>CC</sub> = 6.0 V	7 1		45	105		120	7	
		V <sub>CC</sub> = 1.2 V	$V_I = V_{IH} \text{ or } V_{IL};$ $I_S = 100_{\mu}A;$ $V_{IS} = V_{CC}$		350					
	ON-resistance	V <sub>CC</sub> = 2.0 V			170	340		400	7	
$R_{ON}$	(rail)	V <sub>CC</sub> = 2.7 V	$V_{I} = V_{IH} \text{ or } V_{IL};$		105	210		250	Ω	
	,	$V_{CC} = 3.0 \text{ to } 3.6 \text{ V}$	$I_S = 1000  \mu A;$		95	190		225		
		V <sub>CC</sub> = 4.5 V	$V_{IS} = V_{CC}$		70	140		165		
		V <sub>CC</sub> = 6.0 V	<b>1</b>		65	125		150		

# Triple 2-channel analog multiplexer/demultiplexer

74LV4053

#### DC ELECTRICAL CHARACTERISTICS (Continued)

						LIMITS						
SYMBOL	PARAMETER	ETER TEST CONDITIONS		-40	°C to +8	5°C	-40°C to	UNIT				
				MIN	TYP <sup>1</sup>	MAX	MIN	MAX	1 1			
		$V_{CC} = 1.2 \text{ V}$										
	Maximum variation	V <sub>CC</sub> = 2.0 V			5				1 1			
$\Delta R_{ON}$	of ON-resistance	$V_{CC} = 2.7 \text{ V}$	$V_I = V_{IH}$ or $V_{IL}$ ;		4				$\mid_{\Omega}\mid$			
ANON	between any two	$V_{CC} = 3.0 \text{ to } 3.6 \text{ V}$	$V_{IS} = V_{CC}$ to GND		4							
. [	channels	V <sub>CC</sub> = 4.5 V			3							
		$V_{CC} = 6.0 \text{ V}$			2							

#### NOTES:

- 1. All typical values are measured at  $T_{amb} = 25$ °C.
- 2. At supply voltages approaching 1.2 V, the analog switch ON-resistance becomes extremely non-linear. Therefore, it is recommended that these devices be used to transmit digital signals only, when using these supply voltages.




Figure 1. Test circuit for measuring ON-resistance (R<sub>ON</sub>).




Figure 2. Test circuit for measuring OFF-state current.




Figure 3. Test circuit for measuring ON-state current.




Figure 4. Typical ON-resistance ( $R_{on}$ ) as a function of input voltage ( $V_{is}$ ) for  $V_{is}$  = 0 to  $V_{CC}$  –  $V_{EE}$ .




Figure 5. Guaranteed operating area as a function of the supply voltages.

# Triple 2-channel analog multiplexer/demultiplexer

74LV4053

#### **AC CHARACTERISTICS**

 $GND = 0 \text{ V; } t_r = t_f \leq 2.5 \text{ns; } C_L = 50 \text{pF}$ 

		CONDIT	ION			LIMITS			
SYMBOL	PARAMETER	CONDIT	1014	_	40 to +85 °	°C	-40 to	+125 °C	UNIT
		V <sub>CC</sub> (V)	OTHER	MIN	TYP <sup>1</sup>	MAX	MIN	MAX	
		1.2			25				
		2.0			9	17		20	
	Propagation delay V <sub>is</sub> to V <sub>os</sub>	2.7	R <sub>L</sub> = ∞;		6	13		15	
t <sub>PHL</sub> /t <sub>PLH</sub>		3.0 to 3.6	C <sub>L</sub> = 50 pF Figure 12		5 <sup>2</sup>	10		12	ns
		4.5	1 1941 1		4	9		10	
		6.0			3	7		8	
		1.2			100				
		2.0	$R_L = 1k\Omega;$		34	65		77	
. ,	Turn-on time $\overline{E}_{to} V_{os}$	2.7	$C_L = 50 \text{ pF}$		25	48		56	ns
t <sub>PZH</sub> /t <sub>PZL</sub>		3.0 to 3.6	Figures 13		19 <sup>2</sup>	38		45	
		4.5	and 1		17	32		38	
		6.0			13	25		29	
		1.2			125				ns
	Turn-on time	2.0	$R_L = 1k\Omega$		43	82		97	
. ,		2.7	$C_L = 50 \text{ pF}$ Figures 13		31	60		71	
t <sub>PZH</sub> /t <sub>PZL</sub>	$S_n$ to $V_{os}$	3.0 to 3.6			24 <sup>2</sup>	48		57	
		4.5	and 1		21	41		48	
		6.0			16	31		37	
		1.2			95				
		2.0	$R_L = 1k\Omega$		34	61		73	
	Turn-off time	2.7	$C_L = 50 \text{ pF}$		26	46		54	
t <sub>PHZ</sub> /t <sub>PLZ</sub>	$\overline{E}_{to}V_{os}$	3.0 to 3.6	Figures 13		20 <sup>2</sup>	37		44	ns
		4.5	and 1		18	32		38	
		6.0			15	25		30	
		1.2			90				
		2.0	$R_L = 1k\Omega$		32	59		70	
t/t	Turn-off time	2.7	$C_L = 50 \text{ pF}$		24	44		52	ns
t <sub>PHZ</sub> /t <sub>PLZ</sub>	Sn to V <sub>os</sub>	3.0 to 3.6	Figures 13		19 <sup>2</sup>	36		42	
		4.5	and 1		17	31		36	
		6.0	$\neg$		14	24		28	

Unless otherwise stated, all typical values are measured at T<sub>amb</sub> = 25°C
 Typical values are measured at V<sub>CC</sub> = 3.3 V.

# Triple 2-channel analog multiplexer/demultiplexer

74LV4053

#### **ADDITIONAL AC CHARACTERISTICS**

Recommended conditions and typical values GND = 0 V;  $t_r = t_f \! \leq \! 2.5 ns$ 

SYMBOL	PARAMETER	TYP.	UNIT	V <sub>CC</sub> (V)	V <sub>is(p-p)</sub> (V)	CONDITIONS
	Sine-wave distortion f = 1 kHz		%	3.0 6.0	2.75 5.50	$R_L = 10 \text{ k}\Omega; C_L = 50 \text{ pf}$ Figures 9 and 10
	Sine-wave distortion f = 10 kHz	2.40 1.20	%	3.0 6.0	2.75 5.50	$R_L = 10 \text{ k}\Omega; C_L = 50 \text{ pf}$ Figures 9 and 10
	Switch "OFF" signal feed through	-50 -50	dB	3.0 Note 1 $R_L = 600 \Omega$ ; $C_L = 50 \text{ pf}$ ; $f = 1 \text{ N}$ 6.0 Figures 5 and 11		$R_L = 600 \ \Omega$ ; $C_L = 50 \ pf$ ; $f = 1 \ MHz$ Figures 5 and 11
	Crosstalk between any two switches/multiplexers	-60 -60	dB	3.0 6.0	Note 1	$R_L = 600 \Omega$ ; $C_L = 50 \text{ pf}$ ; $f = 1 \text{ MHz}$ Figure 8
V <sub>(p-p)</sub>	Crosstalk voltage between enable or address input to any switch (peak-to-peak value)	110 120	mV	3.0 6.0		$R_L = 600 \ \Omega$ ; $C_L = 50 \ pf$ ; $f = 1 \ MHz$ ( $S_n$ or $E$ , square wave between $V_{CC}$ and $GND \ t_r = t_f = 6 \ ns$ ) Figure 8
f <sub>max</sub>	Minimum frequency response (–3 dB)	180 200	MHz	3.0 6.0	Note 2	$R_L = 50 \Omega$ ; $C_L = 50 pF$ Figures 6, 8 and 9
C <sub>S</sub>	Maximum switch capacitance	5	pf			

#### **GENERAL NOTES:**

 $V_{is}$  is the input voltage at  $nY_n$  or nZ terminal, whichever is assigned as an input.

 $V_{OS}$  is the output voltage at  $nY_n$  or nZ terminal, whichever is assigned as an output.

#### NOTES:

- 1. Adjust input voltage  $V_{is}$  is 0 dBm level (0 dBm = 1 mW into 600  $\Omega$ ).
- 2. Adjust input voltage  $V_{is}$  is 0 dBm level at  $V_{OS}$  for 1 MHz (0 dBm = 1 mW into 50  $\Omega$ ).




Figure 6. Typical switch "OFF" signal feed-through as a function of frequency.

Figure 7. Typical frequency response.

#### **NOTES TO FIGURES 6 AND 7:**

Test conditions:  $V_{CC}$  = 3.0 V; GND = 0 V;  $V_{EE}$  = -3.0V;  $R_L$  = 50  $\Omega$ ;  $R_{SOURCE}$  = 1k $\Omega$ .





Figure 8. Test circuit for measuring crosstalk between any two switches. (a) channel ON condition; (b) channel OFF condition.

# Triple 2-channel analog multiplexer/demultiplexer

74LV4053

#### **NOTE TO FIGURE 8:**

The crosstalk is defined as follows (oscilloscope output):






Figure 9. Test circuit for measuring crosstalk between control and any switch.

#### **NOTE TO FIGURE 9:**

Adjust input voltage to obtain 0 dBm at  $V_{OS}$  when  $F_{in}$  = 1 MHz. After set-up frequency of  $f_{in}$  is increased to obtain a reading of –3 dB at  $V_{OS}$ .




Figure 10. Test circuit for measuring minimum frequency response.




Figure 11. Test circuit for measuring sine-wave distortion.




Figure 12. Test circuit for measuring switch "OFF" signal feed-through.

### Triple 2-channel analog multiplexer/demultiplexer

74LV4053

#### **WAVEFORMS**

 $V_{M} = 1.5 \text{ V at } 2.7 \text{ V} \le V_{CC} \le 3.6 \text{ V}$ 

 $V_{M} = 0.5 \times V_{CC}$  at 2.7 V >  $V_{CC} > 3.6$  V

 $V_{OL}^{m}$  and  $V_{OH}$  are the typical output voltage drop that occur with the output load

 $V_x = V_{OL} + 0.3 \text{ V at } 2.7 \text{ V} \le V_{CC} \le 3.6 \text{ V}$ 

 $\begin{array}{l} V_X = V_{OL} + 0.1 \times V_{CC} \text{ at } 2.7 \text{ V} > V_{CC} > 3.6 \text{ V} \\ V_Y = V_{OH} - 0.3 \text{ V} \text{ at } 2.7 \text{ V} > V_{CC} \leq 3.6 \text{ V} \\ V_Y = V_{OH} - 0.3 \text{ V} \text{ at } 2.7 \text{ V} \leq V_{CC} \leq 3.6 \text{ V} \\ V_Y = V_{OH} - 0.1 \times V_{CC} \text{ at } 2.7 \text{ V} > V_{CC} > 3.6 \text{ V} \end{array}$ 




Figure 13. Input (V<sub>is</sub>) to output (V<sub>os</sub>) propagation delays.




Figure 14. Turn-on and turn-off times for the inputs  $(S_n, \overline{E})$  to the output  $(V_{os})$ .

#### **TEST CIRCUIT**





Figure 15. Load circuitry for switching times.

# Triple 2-channel analog multiplexer/demultiplexer

74LV4053

#### DIP16: plastic dual in-line package; 16 leads (300 mil)

SOT38-4



#### DIMENSIONS (inch dimensions are derived from the original mm dimensions)

UNIT	A max.	A <sub>1</sub> min.	A <sub>2</sub> max.	b	b <sub>1</sub>	b <sub>2</sub>	C	D <sup>(1)</sup>	E <sup>(1)</sup>	е	e <sub>1</sub>	L	ME	Мн	w	Z <sup>(1)</sup> max.
mm	4.2	0.51	3.2	1.73 1.30	0.53 0.38	1.25 0.85	0.36 0.23	19.50 18.55	6.48 6.20	2.54	7.62	3.60 3.05	8.25 7.80	10.0 8.3	0.254	0.76
inches	0.17	0.020	0.13	0.068 0.051	0.021 0.015	0.049 0.033	0.014 0.009	0.77 0.73	0.26 0.24	0.10	0.30	0.14 0.12	0.32 0.31	0.39 0.33	0.01	0.030

scale

#### Note

1. Plastic or metal protrusions of 0.25 mm maximum per side are not included.


OUTLINE		REFER	RENCES		EUROPEAN	ISSUE DATE
VERSION	IEC	JEDEC	PROJECTION	ISSUE DATE		
SOT38-4					□ •	<del>92-11-17</del> 95-01-14

# Triple 2-channel analog multiplexer/demultiplexer

74LV4053

#### SO16: plastic small outline package; 16 leads; body width 3.9 mm

SOT109-1



							_			-								
UNIT	. A max.	A <sub>1</sub>	A <sub>2</sub>	A <sub>3</sub>	bp	С	D <sup>(1)</sup>	E <sup>(1)</sup>	е	HE	L	Lp	Ø	v	w	у	Z <sup>(1)</sup>	θ
mm	1.75	0.25 0.10	1.45 1.25	0.25	0.49 0.36	0.25 0.19	10.0 9.8	4.0 3.8	1.27	6.2 5.8	1.05	1.0 0.4	0.7 0.6	0.25	0.25	0.1	0.7 0.3	8°
inche	s 0.069	0.0098 0.0039		0.01		0.0098 0.0075	0.39 0.38	0.16 0.15	0.050	0.24 0.23	0.041	0.039 0.016		0.01	0.01	0.004	0.028 0.012	0°

#### Note

1. Plastic or metal protrusions of 0.15 mm maximum per side are not included.


OUTLINE		REFER	EUROPEAN	ISSUE DATE				
VERSION	IEC	JEDEC	EIAJ		PROJECTION	ISSUE DATE		
SOT109-1	076E07\$	MS-012AC				<del>91-08-13</del> 95-01-23		

# Triple 2-channel analog multiplexer/demultiplexer

74LV4053

#### SSOP16: plastic shrink small outline package; 16 leads; body width 5.3 mm

SOT338-1



#### DIMENSIONS (mm are the original dimensions)

UNIT	A max.	A <sub>1</sub>	A <sub>2</sub>	<b>A</b> <sub>3</sub>	рb	c	D <sup>(1)</sup>	E <sup>(1)</sup>	е	HE	L	Lp	Q	v	w	у	Z <sup>(1)</sup>	θ
mm	2.0	0.21 0.05	1.80 1.65	0.25	0.38 0.25	0.20 0.09	6.4 6.0	5.4 5.2	0.65	7.9 7.6	1.25	1.03 0.63	0.9 0.7	0.2	0.13	0.1	1.00 0.55	8° 0°

#### Note

1. Plastic or metal protrusions of 0.25 mm maximum per side are not included.


OUTLINE		REFER	EUROPEAN	ISSUE DATE			
VERSION	IEC	JEDEC	EIAJ		PROJECTION	ISSUE DATE	
SOT338-1		MO-150AC				<del>94-01-14</del> 95-02-04	


# Triple 2-channel analog multiplexer/demultiplexer


74LV4053


TSSOP16: plastic thin shrink small outline package; 16 leads; body width 4.4 mm

SOT403-1









#### DIMENSIONS (mm are the original dimensions)

UNIT	A max.	Α1	A <sub>2</sub>	<b>A</b> <sub>3</sub>	рb	c	D <sup>(1)</sup>	E <sup>(2)</sup>	Φ	HE	L	Lp	Ø	v	w	у	Z <sup>(1)</sup>	θ
mm	1.10	0.15 0.05	0.95 0.80	0.25	0.30 0.19	0.2 0.1	5.1 4.9	4.5 4.3	0.65	6.6 6.2	1.0	0.75 0.50	0.4 0.3	0.2	0.13	0.1	0.40 0.06	8° 0°

#### Notes

- 1. Plastic or metal protrusions of 0.15 mm maximum per side are not included.
- 2. Plastic interlead protrusions of 0.25 mm maximum per side are not included.

OUTLINE		REFER	EUROPEAN	ISSUE DATE				
VERSION	IEC	JEDEC	EIAJ		PROJECTION	ISSUE DATE		
SOT403-1		MO-153				<del>-94-07-12</del> 95-04-04		

# Triple 2-channel analog multiplexer/demultiplexer

74LV4053

**NOTES** 

### Triple 2-channel analog multiplexer/demultiplexer

74LV4053

	DEFINITIONS								
Data Sheet Identification	Product Status	Definition							
Objective Specification	Formative or in Design	This data sheet contains the design target or goal specifications for product development. Specifications may change in any manner without notice.							
Preliminary Specification	Preproduction Product	This data sheet contains preliminary data, and supplementary data will be published at a later date. Philips Semiconductors reserves the right to make changes at any time without notice in order to improve design and supply the best possible product.							
Product Specification	Full Production	This data sheet contains Final Specifications. Philips Semiconductors reserves the right to make changes at any time without notice, in order to improve design and supply the best possible product.							

Philips Semiconductors and Philips Electronics North America Corporation reserve the right to make changes, without notice, in the products, including circuits, standard cells, and/or software, described or contained herein in order to improve design and/or performance. Philips Semiconductors assumes no responsibility or liability for the use of any of these products, conveys no license or title under any patent, copyright, or mask work right to these products, and makes no representations or warranties that these products are free from patent, copyright, or mask work right infringement, unless otherwise specified. Applications that are described herein for any of these products are for illustrative purposes only. Philips Semiconductors makes no representation or warranty that such applications will be suitable for the specified use without further testing or modification.

#### LIFE SUPPORT APPLICATIONS

Philips Semiconductors and Philips Electronics North America Corporation Products are not designed for use in life support appliances, devices, or systems where malfunction of a Philips Semiconductors and Philips Electronics North America Corporation Product can reasonably be expected to result in a personal injury. Philips Semiconductors and Philips Electronics North America Corporation customers using or selling Philips Semiconductors and Philips Electronics North America Corporation Products for use in such applications do so at their own risk and agree to fully indemnify Philips Semiconductors and Philips Electronics North America Corporation for any damages resulting from such improper use or sale.

Philips Semiconductors 811 East Arques Avenue P.O. Box 3409 Sunnyvale, California 94088–3409 Telephone 800-234-7381 © Copyright Philips Electronics North America Corporation 1998 All rights reserved. Printed in U.S.A.

print code Date of release: 05-96

Document order number: 9397-750-04462

Let's make things better.

Philips Semiconductors



