# **GTL2012**

# 2-bit LVTTL to GTL transceiver Rev. 01 — 9 August 2007

**Product data sheet** 

#### **General description** 1.

The GTL2012 is a 2-bit translating transceiver designed for 3.3 V system interface with a GTL-/GTL/GTL+ bus.

The direction pin (DIR) allows the part to function as either a GTL-to-LVTTL sampling receiver or as an LVTTL-to-GTL interface.

The GTL2012 LVTTL inputs (only) are tolerant up to 5.5 V allowing direct access to TTL or 5 V CMOS inputs.

#### **Features** 2.

- Operates as a 2-bit GTL-/GTL/GTL+ sampling receiver or as an LVTTL to GTL-/GTL/GTL+ driver
- 3.0 V to 3.6 V operation with 5 V tolerant LVTTL input
- GTL input and output 3.6 V tolerant
- V<sub>ref</sub> adjustable from 0.5 V to 0.5V<sub>CC</sub>
- Partial power-down permitted
- Latch-up protection exceeds 500 mA per JESD78
- ESD protection exceeds 2000 V HBM per JESD22-A114, 200 V MM per JESD22-A115, and 1000 V CDM per JESD22-CC101
- Package offered: TSSOP8 (MSOP8) and VSSOP8

#### **Quick reference data** 3.

**Quick reference data** Table 1.

Recommended operating conditions;  $T_{amb} = 25 \,^{\circ}C$ 

Symbol	Parameter	Conditions	Min	Typ[1]	Max	Unit
$C_{i}$	input capacitance	control inputs; $V_I = 3.0 \text{ V or } 0 \text{ V}$	-	2	2.5	pF
$C_{io}$	input/output capacitance	A port; $V_0 = 3.0 \text{ V or } 0 \text{ V}$	-	4.6	6	pF
		B port; $V_O = V_{TT}$ or 0 V	-	3.4	4.3	pF
GTL; V <sub>ref</sub>	= 0.8 V; V <sub>TT</sub> = 1.2 V					
t <sub>PLH</sub>	LOW-to-HIGH propagation delay	An to Bn; see Figure 4	-	2.8	5	ns
t <sub>PHL</sub>	HIGH-to-LOW propagation delay	An to Bn; see Figure 4	-	3.4	7	ns
t <sub>PLH</sub>	LOW-to-HIGH propagation delay	Bn to An; see Figure 5	-	5.2	8	ns
t <sub>PHL</sub>	HIGH-to-LOW propagation delay	Bn to An; see Figure 5	-	4.9	7	ns

<sup>[1]</sup> All typical values are measured at  $V_{CC}$  = 3.3 V and  $T_{amb}$  = 25 °C.



#### 2-bit LVTTL to GTL transceiver

# 4. Ordering information


#### Table 2. Ordering information

 $T_{amb} = -40 \,^{\circ}C$  to +85  $^{\circ}C$ 

amb									
Type number	Topside mark	Package							
		Name	Description	Version					
GTL2012DP	012P	TSSOP8[1]	plastic thin shrink small outline package; 8 leads; body width 3 mm	SOT505-1					
GTL2012DC	012C	VSSOP8	plastic very thin shrink small outline package; 8 leads; body width 2.3 mm	SOT765-1					

<sup>[1]</sup> Also known as MSOP8.

# 5. Functional diagram




GTL2012\_1 © NXP B.V. 2007. All rights reserved.

**GTL2012 NXP Semiconductors** 

2-bit LVTTL to GTL transceiver

#### **Pinning information** 6.

#### 6.1 Pinning



## 6.2 Pin description

Table 3. Pin description

Symbol	Pin	Description
A0	1	data inputs/outputs (A side, LVTTL)
A1	2	
DIR	3	direction control input (LVTTL)
GND	4	ground (0 V)
B1	5	data inputs/outputs (B side, GTL)
B0	6	
VREF	7	GTL reference voltage
$V_{CC}$	8	positive supply voltage

## 7. Functional description

Refer to Figure 1 "Logic diagram of GTL2012".

#### 7.1 Function table

Table 4. **Function table** H = HIGH voltage level; L = LOW voltage level.

Input Input/output DIR A (LVTTL) B (GTL) Н inputs Bn = AnL An = Bn

inputs

#### 2-bit LVTTL to GTL transceiver

## 8. Limiting values

Table 5. Limiting values

In accordance with the Absolute Maximum Rating System (IEC 60134). Voltages are referenced to GND (ground = 0 V).

Symbol	Parameter	Conditions	Min	Max	Unit
$V_{CC}$	supply voltage		-0.5	+4.6	V
I <sub>IK</sub>	input clamping current	V <sub>I</sub> < 0 V	-	-50	mA
VI	input voltage	A port	[ <u>1]</u> –0.5	+7.0	V
		B port	[ <u>1]</u> –0.5	+4.6	V
I <sub>OK</sub>	output clamping current	V <sub>O</sub> < 0 V	-	-50	mA
Vo	output voltage	output in OFF or HIGH state; A port	[ <u>1]</u> –0.5	+7.0	V
		output in OFF or HIGH state; B port	[ <u>1]</u> –0.5	+4.6	V
I <sub>OL</sub>	LOW-level output current[2]	A port	-	32	mA
		B port	-	80	mA
I <sub>OH</sub>	HIGH-level output current[3]	A port	-	-32	mA
T <sub>stg</sub>	storage temperature		<u>[4]</u> –60	+150	°C

<sup>[1]</sup> The input and output negative voltage ratings may be exceeded if the input and output clamping current ratings are observed.

## 9. Recommended operating conditions

Table 6. Recommended operating conditions[1]

Unused inputs must be held HIGH or LOW to prevent them from floating.

Symbol	Parameter	Conditions	Min	Тур	Max	Unit
$V_{CC}$	supply voltage		3.0	-	3.6	V
$V_{TT}$	termination voltage[2]	GTL-	0.85	0.9	0.95	V
		GTL	1.14	1.2	1.26	V
		GTL+	1.35	1.5	1.65	V
$V_{ref}$	reference voltage	overall	0.5	$^{2}/_{3}V_{TT}$	0.5V <sub>CC</sub>	V
		GTL-	0.5	0.6	0.63	V
		GTL	0.76	0.8	0.84	V
		GTL+	0.87	1.0	1.10	V
$V_{I}$	input voltage	B port	0	$V_{TT}$	3.6	V
		except B port	0	3.3	5.5	V
$V_{IH}$	HIGH-level input voltage	B port	$V_{ref} + 0.050$	-	-	V
		except B port	2	-	-	V
$V_{IL}$	LOW-level input voltage	B port	-	-	$V_{ref} - 0.050$	V
		except B port	-	-	0.8	V
I <sub>OH</sub>	HIGH-level output current	A port	-	-	-16	mA

<sup>[2]</sup> Current into any output in the LOW state.

<sup>[3]</sup> Current into any output in the HIGH state.

<sup>[4]</sup> The performance capability of a high-performance integrated circuit in conjunction with its thermal environment can create junction temperatures which are detrimental to reliability. The maximum junction temperature of this integrated circuit should not exceed 150 °C.

#### 2-bit LVTTL to GTL transceiver

**Table 6.** Recommended operating conditions 11 ... continued Unused inputs must be held HIGH or LOW to prevent them from floating.

Symbol	Parameter	Conditions	Min	Тур	Max	Unit
$I_{OL}$	LOW-level output current	B port	-	-	40	mA
		A port	-	-	16	mA
T <sub>amb</sub>	ambient temperature	operating in free-air	-40	-	+85	°C

<sup>[1]</sup> Unused inputs must be held HIGH or LOW to prevent them from floating.

#### 10. Static characteristics

Table 7. Static characteristics

Recommended operating conditions; voltages are referenced to GND (ground = 0 V);  $T_{amb}$  = -40 °C to +85 °C.

Symbol	Parameter	Conditions	Min	Typ[1]	Max	Unit
V <sub>OH</sub>	HIGH-level output	A port; $V_{CC} = 3.0 \text{ V}$ to 3.6 V; $I_{OH} = -100 \mu\text{A}$	A [2] V <sub>CC</sub> – 0.2		-	V
	voltage	A port; $V_{CC} = 3.0 \text{ V}$ ; $I_{OH} = -16 \text{ mA}$	2 2.0	-	-	V
$V_{OL}$	LOW-level output	B port; $V_{CC} = 3.0 \text{ V}$ ; $I_{OL} = 40 \text{ mA}$	[2] _	0.23	0.4	V
	voltage	A port; $V_{CC} = 3.0 \text{ V}$ ; $I_{OL} = 8 \text{ mA}$	[2] _	0.28	0.4	V
		A port; $V_{CC} = 3.0 \text{ V}$ ; $I_{OL} = 12 \text{ mA}$	[2] _	0.40	0.55	V
		A port; $V_{CC} = 3.0 \text{ V}$ ; $I_{OL} = 16 \text{ mA}$	[2] _	0.55	0.8	V
II	input current	control inputs; $V_{CC} = 3.6 \text{ V}$ ; $V_I = V_{CC}$ or GND	-	-	±1	μΑ
		B port; $V_{CC} = 3.6 \text{ V}$ ; $V_{I} = V_{TT} \text{ or GND}$	-	-	±1	μΑ
		A port; $V_{CC} = 0 \text{ V}$ or 3.6 V; $V_I = 5.5 \text{ V}$	-	-	10	μΑ
		A port; $V_{CC} = 3.6 \text{ V}$ ; $V_I = V_{CC}$	-	-	±1	μΑ
		A port; $V_{CC} = 3.6 \text{ V}$ ; $V_{I} = 0 \text{ V}$	-	-	<b>-</b> 5	μΑ
I <sub>OZ</sub>	off-state output current	A port; $V_{CC} = 0 \text{ V}$ ; $V_1 \text{ or } V_O = 0 \text{ V}$ to 3.6 V	-	-	±100	μΑ
I <sub>CC</sub>	supply current	A port; $V_{CC}$ = 3.6 V; $V_I$ = $V_{CC}$ or GND; $I_O$ = 0 mA	-	4	10	mA
		B port; $V_{CC}$ = 3.6 V; $V_{I}$ = $V_{TT}$ or GND; $I_{O}$ = 0 mA	-	4	10	mA
Δl <sub>CC</sub> [3]	additional supply current	per input; A port or control inputs; $V_{CC} = 3.6 \text{ V}$ ; $V_I = V_{CC} - 0.6 \text{ V}$	-	-	500	μΑ
C <sub>i</sub>	input capacitance	control inputs; $V_I = 3.0 \text{ V or } 0 \text{ V}$	-	2	2.5	pF
C <sub>io</sub>	input/output	A port; $V_0 = 3.0 \text{ V}$ or $0 \text{ V}$	-	4.6	6	pF
	capacitance	B port; $V_O = V_{TT}$ or 0 V	-	3.4	4.3	pF

<sup>[1]</sup> All typical values are measured at  $V_{CC}$  = 3.3 V and  $T_{amb}$  = 25 °C.

© NXP B.V. 2007. All rights reserved.

<sup>[2]</sup>  $V_{TT}$  maximum of 3.6 V with resistor sized so  $I_{OL}$  maximum is not exceeded.

<sup>[3]</sup> A0, A1  $V_{I(max)}$  is 3.6 V if configured as outputs (DIR = L).

<sup>[2]</sup> The input and output voltage ratings my be exceeded if the input and output current ratings are observed.

<sup>[3]</sup> This is the increase in supply current for each input that is at the specified TTL voltage level rather than V<sub>CC</sub> or GND.

#### 2-bit LVTTL to GTL transceiver

# 11. Dynamic characteristics

Table 8. Dynamic characteristics


 $V_{CC} = 3.3 \ V \pm 0.3 \ V$ 

Symbol	Parameter	Conditions	Min	Typ[1]	Max	Unit
GTL-; V <sub>re</sub>	<sub>f</sub> = 0.6 V; V <sub>TT</sub> = 0.9 V					
t <sub>PLH</sub>	LOW-to-HIGH propagation delay	An to Bn; see Figure 4	-	2.8	5	ns
t <sub>PHL</sub>	HIGH-to-LOW propagation delay	An to Bn; see Figure 4	-	3.3	7	ns
t <sub>PLH</sub>	LOW-to-HIGH propagation delay	Bn to An; see Figure 5	-	5.3	8	ns
t <sub>PHL</sub>	HIGH-to-LOW propagation delay	Bn to An; see Figure 5	-	5.2	8	ns
GTL; V <sub>ref</sub>	= 0.8 V; V <sub>TT</sub> = 1.2 V					
t <sub>PLH</sub>	LOW-to-HIGH propagation delay	An to Bn; see Figure 4	-	2.8	5	ns
t <sub>PHL</sub>	HIGH-to-LOW propagation delay	An to Bn; see Figure 4	-	3.4	7	ns
t <sub>PLH</sub>	LOW-to-HIGH propagation delay	Bn to An; see Figure 5	-	5.2	8	ns
t <sub>PHL</sub>	HIGH-to-LOW propagation delay	Bn to An; see Figure 5	-	4.9	7	ns
GTL+; V <sub>re</sub>	<sub>f</sub> = 1.0 V; V <sub>TT</sub> = 1.5 V					
t <sub>PLH</sub>	LOW-to-HIGH propagation delay	An to Bn; see Figure 4	-	2.8	5	ns
t <sub>PHL</sub>	HIGH-to-LOW propagation delay	An to Bn; see Figure 4	-	3.4	7	ns
t <sub>PLH</sub>	LOW-to-HIGH propagation delay	Bn to An; see Figure 5	-	5.1	8	ns
t <sub>PHL</sub>	HIGH-to-LOW propagation delay	Bn to An; see Figure 5	-	4.7	7	ns


<sup>[1]</sup> All typical values are at  $V_{CC}$  = 3.3 V and  $T_{amb}$  = 25 °C.

#### 11.1 Waveforms


 $V_M$  = 1.5 V at  $V_{CC} \ge 3.0$  V;  $V_M$  = 0.5V  $_{CC}$  at  $V_{CC} \le 2.7$  V for A ports and control pins;  $V_M$  =  $V_{ref}$  for B ports.




#### 2-bit LVTTL to GTL transceiver



## 12. Test information





R<sub>L</sub> — Load resistor.

**C**<sub>L</sub> — Load capacitance; includes jig and probe capacitance.

 $R_T$  — Termination resistance; should be equal to  $Z_o$  of pulse generators.


**GTL2012 NXP Semiconductors** 

#### 2-bit LVTTL to GTL transceiver

## 13. Package outline

#### TSSOP8: plastic thin shrink small outline package; 8 leads; body width 3 mm

SOT505-1



UNIT	A max.	A <sub>1</sub>	A <sub>2</sub>	А3	bp	С	D <sup>(1)</sup>	E <sup>(2)</sup>	е	HE	L	Lp	v	w	у	Z <sup>(1)</sup>	θ
mm	1.1	0.15 0.05	0.95 0.80	0.25	0.45 0.25	0.28 0.15	3.1 2.9	3.1 2.9	0.65	5.1 4.7	0.94	0.7 0.4	0.1	0.1	0.1	0.70 0.35	6° 0°

- 1. Plastic or metal protrusions of 0.15 mm maximum per side are not included.
- 2. Plastic or metal protrusions of 0.25 mm maximum per side are not included.


OUTLINE		REFER	ENCES	EUROPEAN	ISSUE DATE
VERSION	IEC	JEDEC	JEITA	PROJECTION	1330E DATE
SOT505-1					<del>99-04-09</del> 03-02-18

Fig 8. Package outline SOT505-1 (TSSOP8)

#### 2-bit LVTTL to GTL transceiver

VSSOP8: plastic very thin shrink small outline package; 8 leads; body width 2.3 mm

SOT765-1



ι	JNIT	A max.	A <sub>1</sub>	A <sub>2</sub>	A <sub>3</sub>	bp	С	D <sup>(1)</sup>	E <sup>(2)</sup>	е	HE	L	Lp	Q	v	w	у	Z <sup>(1)</sup>	θ
	mm	1	0.15 0.00	0.85 0.60	0.12	0.27 0.17	0.23 0.08	2.1 1.9	2.4 2.2	0.5	3.2 3.0	0.4	0.40 0.15	0.21 0.19	0.2	0.13	0.1	0.4 0.1	8° 0°

#### Notes

- 1. Plastic or metal protrusions of 0.15 mm maximum per side are not included.
- 2. Plastic or metal protrusions of 0.25 mm maximum per side are not included.

OUTLINE		REFER	ENCES	EUROPEAN	ISSUE DATE
VERSION	IEC	JEDEC	JEITA	PROJECTION	135UE DATE
SOT765-1		MO-187			02-06-07

Fig 9. Package outline SOT765-1 (VSSOP8)

GTL2012\_1 © NXP B.V. 2007. All rights reserved.

2-bit LVTTL to GTL transceiver

### 14. Soldering

This text provides a very brief insight into a complex technology. A more in-depth account of soldering ICs can be found in Application Note *AN10365 "Surface mount reflow soldering description"*.

#### 14.1 Introduction to soldering

Soldering is one of the most common methods through which packages are attached to Printed Circuit Boards (PCBs), to form electrical circuits. The soldered joint provides both the mechanical and the electrical connection. There is no single soldering method that is ideal for all IC packages. Wave soldering is often preferred when through-hole and Surface Mount Devices (SMDs) are mixed on one printed wiring board; however, it is not suitable for fine pitch SMDs. Reflow soldering is ideal for the small pitches and high densities that come with increased miniaturization.

#### 14.2 Wave and reflow soldering

Wave soldering is a joining technology in which the joints are made by solder coming from a standing wave of liquid solder. The wave soldering process is suitable for the following:

- Through-hole components
- Leaded or leadless SMDs, which are glued to the surface of the printed circuit board

Not all SMDs can be wave soldered. Packages with solder balls, and some leadless packages which have solder lands underneath the body, cannot be wave soldered. Also, leaded SMDs with leads having a pitch smaller than ~0.6 mm cannot be wave soldered, due to an increased probability of bridging.

The reflow soldering process involves applying solder paste to a board, followed by component placement and exposure to a temperature profile. Leaded packages, packages with solder balls, and leadless packages are all reflow solderable.

Key characteristics in both wave and reflow soldering are:

- Board specifications, including the board finish, solder masks and vias
- · Package footprints, including solder thieves and orientation
- The moisture sensitivity level of the packages
- Package placement
- Inspection and repair
- Lead-free soldering versus PbSn soldering

#### 14.3 Wave soldering

Key characteristics in wave soldering are:

- Process issues, such as application of adhesive and flux, clinching of leads, board transport, the solder wave parameters, and the time during which components are exposed to the wave
- Solder bath specifications, including temperature and impurities

#### 2-bit LVTTL to GTL transceiver

#### 14.4 Reflow soldering

Key characteristics in reflow soldering are:

- Lead-free versus SnPb soldering; note that a lead-free reflow process usually leads to higher minimum peak temperatures (see <u>Figure 10</u>) than a PbSn process, thus reducing the process window
- Solder paste printing issues including smearing, release, and adjusting the process window for a mix of large and small components on one board
- Reflow temperature profile; this profile includes preheat, reflow (in which the board is heated to the peak temperature) and cooling down. It is imperative that the peak temperature is high enough for the solder to make reliable solder joints (a solder paste characteristic). In addition, the peak temperature must be low enough that the packages and/or boards are not damaged. The peak temperature of the package depends on package thickness and volume and is classified in accordance with Table 9 and 10

Table 9. SnPb eutectic process (from J-STD-020C)

Package thickness (mm)	Package reflow temperature (°C)	
	Volume (mm³)	
	< 350	≥ 350
< 2.5	235	220
≥ 2.5	220	220


Table 10. Lead-free process (from J-STD-020C)

Package thickness (mm)	Package reflow temperature (°C)		
	Volume (mm³)		
	< 350	350 to 2000	> 2000
< 1.6	260	260	260
1.6 to 2.5	260	250	245
> 2.5	250	245	245

Moisture sensitivity precautions, as indicated on the packing, must be respected at all times.

Studies have shown that small packages reach higher temperatures during reflow soldering, see Figure 10.

#### 2-bit LVTTL to GTL transceiver



For further information on temperature profiles, refer to Application Note *AN10365* "Surface mount reflow soldering description".

#### 15. Abbreviations

Table 11. Abbreviations

Acronym	Description
CDM	Charged Device Model
CMOS	Complementary Metal Oxide Silicon
DUT	Device Under Test
ESD	ElectroStatic Discharge
GTL	Gunning Transceiver Logic
НВМ	Human Body Model
LVTTL	Low Voltage Transistor-Transistor Logic
MM	Machine Model
PRR	Pulse Repetition Rate
TTL	Transistor-Transistor Logic

## 16. Revision history

Table 12. Revision history

Document ID	Release date	Data sheet status	Change notice	Supersedes
GTL2012_1	20070809	Product data sheet	-	-

#### 2-bit LVTTL to GTL transceiver

## 17. Legal information

#### 17.1 Data sheet status

Document status[1][2]	Product status[3]	Definition
Objective [short] data sheet	Development	This document contains data from the objective specification for product development.
Preliminary [short] data sheet	Qualification	This document contains data from the preliminary specification.
Product [short] data sheet	Production	This document contains the product specification.

- [1] Please consult the most recently issued document before initiating or completing a design.
- [2] The term 'short data sheet' is explained in section "Definitions"
- [3] The product status of device(s) described in this document may have changed since this document was published and may differ in case of multiple devices. The latest product status information is available on the Internet at URL <a href="http://www.nxp.com">http://www.nxp.com</a>.

#### 17.2 Definitions

Draft — The document is a draft version only. The content is still under internal review and subject to formal approval, which may result in modifications or additions. NXP Semiconductors does not give any representations or warranties as to the accuracy or completeness of information included herein and shall have no liability for the consequences of use of such information.

Short data sheet — A short data sheet is an extract from a full data sheet with the same product type number(s) and title. A short data sheet is intended for quick reference only and should not be relied upon to contain detailed and full information. For detailed and full information see the relevant full data sheet, which is available on request via the local NXP Semiconductors sales office. In case of any inconsistency or conflict with the short data sheet, the full data sheet shall prevail.

#### 17.3 Disclaimers

**General** — Information in this document is believed to be accurate and reliable. However, NXP Semiconductors does not give any representations or warranties, expressed or implied, as to the accuracy or completeness of such information and shall have no liability for the consequences of use of such information.

Right to make changes — NXP Semiconductors reserves the right to make changes to information published in this document, including without limitation specifications and product descriptions, at any time and without notice. This document supersedes and replaces all information supplied prior to the publication hereof.

**Suitability for use** — NXP Semiconductors products are not designed, authorized or warranted to be suitable for use in medical, military, aircraft, space or life support equipment, nor in applications where failure or

malfunction of a NXP Semiconductors product can reasonably be expected to result in personal injury, death or severe property or environmental damage. NXP Semiconductors accepts no liability for inclusion and/or use of NXP Semiconductors products in such equipment or applications and therefore such inclusion and/or use is at the customer's own risk.

**Applications** — Applications that are described herein for any of these products are for illustrative purposes only. NXP Semiconductors makes no representation or warranty that such applications will be suitable for the specified use without further testing or modification.

Limiting values — Stress above one or more limiting values (as defined in the Absolute Maximum Ratings System of IEC 60134) may cause permanent damage to the device. Limiting values are stress ratings only and operation of the device at these or any other conditions above those given in the Characteristics sections of this document is not implied. Exposure to limiting values for extended periods may affect device reliability.

Terms and conditions of sale — NXP Semiconductors products are sold subject to the general terms and conditions of commercial sale, as published at <a href="http://www.nxp.com/profile/terms">http://www.nxp.com/profile/terms</a>, including those pertaining to warranty, intellectual property rights infringement and limitation of liability, unless explicitly otherwise agreed to in writing by NXP Semiconductors. In case of any inconsistency or conflict between information in this document and such terms and conditions, the latter will prevail.

**No offer to sell or license** — Nothing in this document may be interpreted or construed as an offer to sell products that is open for acceptance or the grant, conveyance or implication of any license under any copyrights, patents or other industrial or intellectual property rights.

#### 17.4 Trademarks

Notice: All referenced brands, product names, service names and trademarks are the property of their respective owners.

#### 18. Contact information

For additional information, please visit: http://www.nxp.com

For sales office addresses, send an email to: <a href="mailto:salesaddresses@nxp.com">salesaddresses@nxp.com</a>

#### 2-bit LVTTL to GTL transceiver

## 19. Contents

1	General description 1
2	Features
3	Quick reference data 1
4	Ordering information 2
5	Functional diagram 2
6	Pinning information 3
6.1	Pinning
6.2	Pin description
7	Functional description 3
7.1	Function table
8	Limiting values 4
9	Recommended operating conditions 4
10	Static characteristics 5
11	Dynamic characteristics 6
11.1	Waveforms 6
12	Test information 7
13	Package outline 8
14	Soldering 10
14.1	Introduction to soldering
14.2	Wave and reflow soldering 10
14.3	Wave soldering
14.4	Reflow soldering
15	Abbreviations12
16	Revision history
17	Legal information
17.1	Data sheet status
17.2	Definitions
17.3	Disclaimers
17.4	Trademarks13
18	Contact information
19	Contents

Please be aware that important notices concerning this document and the product(s) described herein, have been included in section 'Legal information'.

