## PHE13005X

# Silicon diffused power transistor Rev. 02 — 20 November 2009

**Product data sheet** 

#### **Product profile** 1.

## 1.1 General description

High-voltage, high-speed planar-passivated, NPN power switching transistor in a full pack plastic package for use in high frequency electronic lighting ballast applications

## 1.2 Features and benefits

- Fast switching
- High voltage capability of 700 V
- Isolated package
- Low thermal resistance

## 1.3 Applications

■ Electronic lighting ballasts

#### 1.4 Quick reference data

Table 1. **Quick reference** 

Symbol	Parameter	Conditions	Min	Тур	Max	Unit
$I_{C}$	collector current	DC; see Figure 3, 1 and 2	-	-	4	Α
P <sub>tot</sub>	total power dissipation	T <sub>h</sub> ≤ 25 °C; see <u>Figure 4</u>	-	-	26	W
$V_{CESM}$	collector-emitter peak voltage	$V_{BE} = 0 V$	-	-	700	V
Static ch	aracteristics					
h <sub>FE</sub>	DC current gain	I <sub>C</sub> = 1 A; V <sub>CE</sub> = 5 V; T <sub>h</sub> = 25 °C; see <u>Figure 11</u>	12	20	40	
		$V_{CE} = 5 \text{ V; } I_{C} = 2 \text{ A;}$ $T_{h} = 25 \text{ °C; see } \frac{\text{Figure 11}}{\text{Figure 11}}$	10	17	28	



2 of 13

## Silicon diffused power transistor

## **Pinning information**

Table 2. **Pinning information** 

Pin	Symbol	Description	Simplified outline	Graphic symbol
1	В	base		_
2	С	collector	mb	C I
3	Е	emitter		В
mb	n.c.	isolated	1 2 3 SOT186A	E sym123
			(TO-220F)	

#### **Ordering information** 3.

**Ordering information** Table 3.

**Product data sheet** 

Type number	Package		
	Name	Description	Version
PHE13005X	TO-220F	plastic single-ended package; isolated heatsink mounted; 1 mounting hole; 3-lead TO-220 "full pack"	SOT186A

## Silicon diffused power transistor

## **Limiting values**

**Limiting values** Table 4.

In accordance with the Absolute Maximum Rating System (IEC 60134).

Symbol	Parameter	Conditions	Min	Max	Unit
$V_{CESM}$	collector-emitter peak voltage	$V_{BE} = 0 V$	-	700	V
$V_{CBO}$	collector-base voltage	$I_E = 0 A$	-	700	V
$V_{CEO}$	collector-emitter voltage	$I_B = 0 A$	-	400	V
I <sub>C</sub>	collector current	DC; see Figure 3, 1 and 2	-	4	Α
I <sub>CM</sub>	peak collector current		-	8	Α
I <sub>B</sub>	base current		-	2	Α
I <sub>BM</sub>	peak base current		-	4	А
P <sub>tot</sub>	total power dissipation	T <sub>h</sub> ≤ 25 °C; see <u>Figure 4</u>	-	26	W
T <sub>stg</sub>	storage temperature		-65	150	°C
Tj	junction temperature		-	150	°C




Fig 1. Reverse bias safe operating area





Fig 2. Test circuit for reverse bias safe operating area

NXP Semiconductors PHE13005X

## Silicon diffused power transistor



 $T_h \le 25$  °CMounted with heatsink compound and (30  $\pm$  5)N force on the centre of the envelope

- $(1)P_{tot}$  maximum and  $P_{tot}$  peak maximum lines
- (2) Second breakdown limits
- (3)Region of permissible DC operation
- (4)Extension of operating region for repetitive pulse operation
- (5)Extension of operating region during turn-on in single transistor converters provided that  $R_{BE} \le 100~\Omega$  and  $t_P \le 0.6~\mu s$

## Fig 3. Forward bias safe operating area




Fig 4. Normalized total power dissipation as a function of heatsink temperature

5 of 13

Silicon diffused power transistor

## Thermal characteristics

**Thermal characteristics** Table 5.

**Product data sheet** 

Symbol	Parameter	Conditions	Min	Тур	Max	Unit
$R_{th(j-h)}$	thermal resistance from junction to heatsink	with heatsink compound; see Figure 5	-	-	4.8	K/W
R <sub>th(j-a)</sub>	thermal resistance from junction to ambient		-	55	-	K/W




Fig 5. Transient thermal impedance from junction to heatsink as a function of pulse duration


6 of 13

## **Characteristics**

Table 6. Characteristics

**Product data sheet** 

Table 0.	Characteristics					
Symbol	Parameter	Conditions	Min	Тур	Max	Unit
Static cha	racteristics					
I <sub>CES</sub>		$V_{BE} = 0 \text{ V}; V_{CE} = 700 \text{ V}; T_j = 25 ^{\circ}\text{C}$	-	-	1	mA
	current	$V_{BE} = 0 \text{ V}; V_{CE} = 700 \text{ V}; T_j = 100 ^{\circ}\text{C}$	-	-	5	mΑ
I <sub>CBO</sub>	collector-base cut-off current	$V_{CB} = 700 \text{ V}; I_E = 0 \text{ A}; T_h = 25 \text{ °C}$	-	-	1	mA
I <sub>CEO</sub>	collector-emitter cut-off current	$V_{CE} = 400 \text{ V}; I_{B} = 0 \text{ A}; T_{h} = 25 \text{ °C}$	-	-	0.1	mA
Ево	emitter-base cut-off current	$V_{EB} = 9 \text{ V}; I_{C} = 0 \text{ A}; T_{h} = 25 ^{\circ}\text{C}$	-	-	1	mA
$V_{CEOsus}$	collector-emitter sustaining voltage	$I_B = 0 \text{ A}; I_C = 10 \text{ mA}; L_C = 25 \text{ mH};$ $T_h = 25 ^{\circ}\text{C}; \text{ see } \frac{\text{Figure 6}}{2} \text{ and } \frac{7}{2}$	400	-	-	V
OLOGI	collector-emitter saturation voltage	$I_C = 1 \text{ A}$ ; $I_B = 0.2 \text{ A}$ ; $T_h = 25 \text{ °C}$ ; see Figure 8 and 9	-	0.1	0.5	V
		$I_C = 2 \text{ A}$ ; $I_B = 0.5 \text{ A}$ ; $T_h = 25 \text{ °C}$ ; see Figure 8 and 9	-	0.2	0.6	V
		$I_C = 4 \text{ A}$ ; $I_B = 1 \text{ A}$ ; $T_h = 25 \text{ °C}$ ; see Figure 8 and 9	-	0.3	1	V
V <sub>BEsat</sub> base-emitter satura voltage	base-emitter saturation voltage	$I_C = 1 \text{ A}$ ; $I_B = 0.2 \text{ A}$ ; $T_h = 25 \text{ °C}$ ; see <u>Figure 10</u>	-	0.85	1.2	V
		$I_C = 2 \text{ A}$ ; $I_B = 0.5 \text{ A}$ ; $T_h = 25 \text{ °C}$ ; see Figure 10	-	0.92	1.6	V
h <sub>FE</sub> D	DC current gain	$I_C = 1 \text{ A}$ ; $V_{CE} = 5 \text{ V}$ ; $T_h = 25 \text{ °C}$ ; see Figure 11	12	20	40	
		$I_C = 2 \text{ A}$ ; $V_{CE} = 5 \text{ V}$ ; $T_h = 25 \text{ °C}$ ; see <u>Figure 11</u>	10	17	28	
Dynamic o	characteristics					
t <sub>s</sub> storage time		$I_C$ = 2 A; $I_{Bon}$ = 0.4 A; $I_{Boff}$ = -0.4 A; $R_L$ = 75 $\Omega$ ; $T_h$ = 25 °C; resistive load; see Figure 12 and 13	-	2.7	4	μs
		$I_C$ = 2 A; $I_{Bon}$ = 0.4 A; $V_{BB}$ = -5 V; $L_B$ = 1 $\mu$ H; $T_h$ = 25 °C; inductive load; see Figure 14 and 15	-	1.2	2	μs
		$I_C$ = 2 A; $I_{Bon}$ = 0.4 A; $V_{BB}$ = -5 V; $L_B$ = 1 $\mu$ H; $T_h$ = 100 °C; inductive load; see Figure 14 and 15	-	1.4	4	μs
t <sub>f</sub> f	fall time	$I_C$ = 2 A; $I_{Bon}$ = 0.4 A; $I_{Boff}$ = -0.4 A; $R_L$ = 75 $\Omega$ ; $T_h$ = 25 °C; resistive load; see Figure 13 and 12	-	0.3	0.9	μs
		$I_C$ = 2 A; $I_{Bon}$ = 0.4 A; $V_{BB}$ = -5 V; $L_B$ = 1 $\mu$ H; $T_h$ = 25 °C; inductive load; see Figure 14 and 15	-	0.1	0.5	μs
		$I_C = 2$ A; $I_{Bon} = 0.4$ A; $V_{BB} = -5$ V; $L_B = 1$ $\mu$ H; $T_h = 100$ °C; inductive load; see Figure 14 and 15	-	0.16	0.9	μs







Fig 6. Test circuit for collector-emitter sustaining voltage

Fig 7. Oscilloscope display for collector-emitter sustaining voltage test waveform






Fig 8. Collector-emitter saturation voltage; typical values

Fig 9. Collector-emitter saturation voltage as a function of collector current; typical values

**NXP Semiconductors** 

PHE13005X

## Silicon diffused power transistor





Fig 10. Base-emitter saturation voltage; typical values



 $T_j = 25 \, ^{\circ}C$ 

Fig 11. DC current gain as a function of collector current; typical values





Fig 12. Switching times waveforms for resistive load




 $V_{IM} = -6$  to +8 V;  $V_{CC} = 250$  V;  $t_p = 20$   $\mu$ s;  $\delta = \frac{t_p}{T} = 0.01$   $R_B$  and  $R_L$  calculated from  $I_{Con}$  and  $I_{Bon}$  requirements.

Fig 13. Test circuit for resistive load switching

NXP Semiconductors PHE13005X

## Silicon diffused power transistor



## 7. Isolation characteristics

Table 7. Isolation characteristics


Symbol	Parameter	Conditions	Min	Тур	Max	Unit
V <sub>isol(RMS)</sub>	RMS isolation voltage	50 Hz $\leq$ f $\leq$ 60 Hz; RH $\leq$ 65 %; T <sub>h</sub> = 25 °C; from all terminals to external heatsink; clean and dust free	-	-	2500	V
C <sub>isol</sub>	isolation capacitance	from collector to external heatsink; $f = 1 \text{ MHz}$ ; $T_h = 25 \text{ °C}$	-	10	-	pF

## 8. Package outline

Plastic single-ended package; isolated heatsink mounted;

1 mounting hole; 3-lead TO-220 'full pack'

SOT186A



#### Notes

- 1. Terminal dimensions within this zone are uncontrolled.
- 2. Both recesses are  $\varnothing$  2.5  $\times$  0.8 max. depth

OUTLINE		REFER	ENCES	EUROPEAN	ISSUE DATE
VERSION	IEC	JEDEC	JEITA	PROJECTION	1330E DATE
SOT186A		3-lead TO-220F			<del>02-04-09</del> 06-02-14

Fig 16. Package outline SOT186A (TO-220F)

PHE13005X\_2 © NXP B.V. 2009. All rights reserved.



## Silicon diffused power transistor

## 9. Revision history

## Table 8. Revision history

Document ID	Release date	Data sheet status	Change notice	Supersedes
PHE13005X_2	20091120	Product data sheet	-	PHE13005X_1
Modifications:	<ul> <li>Various ch</li> </ul>	nanges to content.		
PHE13005X_1	20080515	Product data sheet	-	-

#### Silicon diffused power transistor

## 10. Legal information

#### 10.1 Data sheet status

Document status [1][2]	Product status[3]	Definition
Objective [short] data sheet	Development	This document contains data from the objective specification for product development.
Preliminary [short] data sheet	Qualification	This document contains data from the preliminary specification.
Product [short] data sheet	Production	This document contains the product specification.

- [1] Please consult the most recently issued document before initiating or completing a design.
- [2] The term 'short data sheet' is explained in section "Definitions"
- [3] The product status of device(s) described in this document may have changed since this document was published and may differ in case of multiple devices. The latest product status information is available on the Internet at URL http://www.nxp.com.

#### 10.2 Definitions

**Draft** — The document is a draft version only. The content is still under internal review and subject to formal approval, which may result in modifications or additions. NXP Semiconductors does not give any representations or warranties as to the accuracy or completeness of information included herein and shall have no liability for the consequences of use of such information.

Short data sheet — A short data sheet is an extract from a full data sheet with the same product type number(s) and title. A short data sheet is intended for quick reference only and should not be relied upon to contain detailed and full information. For detailed and full information see the relevant full data sheet, which is available on request via the local NXP Semiconductors sales office. In case of any inconsistency or conflict with the short data sheet, the full data sheet shall prevail.

#### 10.3 Disclaimers

**General** — Information in this document is believed to be accurate and reliable. However, NXP Semiconductors does not give any representations or warranties, expressed or implied, as to the accuracy or completeness of such information and shall have no liability for the consequences of use of such information.

Right to make changes — NXP Semiconductors reserves the right to make changes to information published in this document, including without limitation specifications and product descriptions, at any time and without notice. This document supersedes and replaces all information supplied prior to the publication hereof.

Suitability for use — NXP Semiconductors products are not designed, authorized or warranted to be suitable for use in medical, military, aircraft, space or life support equipment, nor in applications where failure or malfunction of an NXP Semiconductors product can reasonably be expected to result in personal injury, death or severe property or environmental damage. NXP Semiconductors accepts no liability for inclusion and/or use of NXP Semiconductors products in such equipment or applications and therefore such inclusion and/or use is at the customer's own risk.

**Applications** — Applications that are described herein for any of these products are for illustrative purposes only. NXP Semiconductors makes no representation or warranty that such applications will be suitable for the specified use without further testing or modification.

**Quick reference data** — The Quick reference data is an extract of the product data given in the Limiting values and Characteristics sections of this document, and as such is not complete, exhaustive or legally binding.

Limiting values — Stress above one or more limiting values (as defined in the Absolute Maximum Ratings System of IEC 60134) may cause permanent damage to the device. Limiting values are stress ratings only and operation of the device at these or any other conditions above those given in the Characteristics sections of this document is not implied. Exposure to limiting values for extended periods may affect device reliability.

Terms and conditions of sale — NXP Semiconductors products are sold subject to the general terms and conditions of commercial sale, as published at <a href="http://www.nxp.com/profile/terms">http://www.nxp.com/profile/terms</a>, including those pertaining to warranty, intellectual property rights infringement and limitation of liability, unless explicitly otherwise agreed to in writing by NXP Semiconductors. In case of any inconsistency or conflict between information in this document and such terms and conditions, the latter will prevail.

No offer to sell or license — Nothing in this document may be interpreted or construed as an offer to sell products that is open for acceptance or the grant, conveyance or implication of any license under any copyrights, patents or other industrial or intellectual property rights.

**Export control** — This document as well as the item(s) described herein may be subject to export control regulations. Export might require a prior authorization from national authorities

#### 10.4 Trademarks

Notice: All referenced brands, product names, service names and trademarks are the property of their respective owners.

#### 11. Contact information

For more information, please visit: http://www.nxp.com

For sales office addresses, please send an email to: salesaddresses@nxp.com

**NXP Semiconductors** 

## PHE13005X

## Silicon diffused power transistor

## 12. Contents

1	Product profile
1.1	General description
1.2	Features and benefits1
1.3	Applications
1.4	Quick reference data1
2	Pinning information2
3	Ordering information2
4	Limiting values3
5	Thermal characteristics5
6	Characteristics6
7	Isolation characteristics
8	Package outline10
9	Revision history11
10	Legal information12
10.1	Data sheet status
10.2	Definitions12
10.3	Disclaimers
10.4	Trademarks
11	Contact information12

Please be aware that important notices concerning this document and the product(s) described herein, have been included in section 'Legal information'.





founded by