PHP54N06T

N-channel TrenchMOS standard level FET

Rev. 02 — 14 December 2009

Product data sheet

1. Product profile

1.1 General description

Standard level N-channel enhancement mode Field-Effect Transistor (FET) in a plastic package using TrenchMOS technology. This product is designed and qualified for use in computing, communications, consumer and industrial applications only.

1.2 Features and benefits

- Low conduction losses due to low on-state resistance
- Suitable for thermally demanding environments due to 175 °C rating

1.3 Applications

■ DC-to-DC convertors

Switched-mode power supplies

1.4 Quick reference data

Table 1. Quick reference

Symbol	Parameter	Conditions	Min	Тур	Max	Unit
Syllibol	raiailletei	Conditions	IVIIII	ıyp	IVIAA	Oilit
V_{DS}	drain-source voltage	T _j ≥ 25 °C; T _j ≤ 175 °C	-	-	55	V
I _D	drain current	$T_{mb} = 25 \text{ °C}; V_{GS} = 10 \text{ V};$ see <u>Figure 1</u> and <u>3</u>	-	-	54	Α
P _{tot}	total power dissipation	T _{mb} = 25 °C; see <u>Figure 2</u>	-	-	118	W
Dynamic	characteristics					
Q_{GD}	gate-drain charge	$V_{GS} = 10 \text{ V}; I_D = 40 \text{ A};$ $V_{DS} = 44 \text{ V}; T_j = 25 \text{ °C};$ see Figure 13	-	11.5	-	nC
Static ch	aracteristics					
R_{DSon}	drain-source on-state resistance	$V_{GS} = 10 \text{ V}; I_D = 25 \text{ A};$ $T_j = 175 ^{\circ}\text{C}; \text{ see } \frac{\text{Figure 11}}{\text{Figure 11}} \text{ and } \frac{12}{\text{C}}$	-	-	40	mΩ
		$V_{GS} = 10 \text{ V}; I_D = 25 \text{ A}; T_j = 25 ^{\circ}\text{C};$ see <u>Figure 11</u> and <u>12</u>	-	17	20	mΩ



2. Pinning information

Table 2. Pinning information

Tubic 2.		, information		
Pin	Symbol	Description	Simplified outline	Graphic symbol
1	G	gate		_
2	D	drain	mb	D
3	S	source		$G \longrightarrow \overline{A}$
mb	D	mounting base; connected to drain	1 2 3	mbb076 S
			SOT78 (TO-220AB)	

3. Ordering information

Table 3. Ordering information

Type number Package						
	Name	Description	Version			
PHP54N06T	TO-220AB	plastic single-ended package; heatsink mounted; 1 mounting hole; 3-lead TO-220AB	SOT78			

4. Limiting values


Table 4. Limiting values

In accordance with the Absolute Maximum Rating System (IEC 60134).

Symbol	Parameter	Conditions	Min	Max	Unit
V_{DS}	drain-source voltage	$T_j \ge 25 ^{\circ}\text{C}; T_j \le 175 ^{\circ}\text{C}$	-	55	V
V_{DGR}	drain-gate voltage	$R_{GS} = 20 \text{ k}\Omega$	-	55	V
V_{GS}	gate-source voltage		-20	20	V
I _D	drain current	V _{GS} = 10 V; T _{mb} = 100 °C; see <u>Figure 1</u>	-	38	Α
		$V_{GS} = 10 \text{ V}$; $T_{mb} = 25 \text{ °C}$; see <u>Figure 1</u> and <u>3</u>	-	54	Α
I _{DM}	peak drain current	$t_p \le 10 \ \mu s$; pulsed; $T_{mb} = 25 \ ^{\circ}C$; see Figure 3	-	217	Α
P _{tot}	total power dissipation	T _{mb} = 25 °C; see <u>Figure 2</u>	-	118	W
T _{stg}	storage temperature		-55	175	°C
Tj	junction temperature		-55	175	°C
Source-dr	ain diode				
I _S	source current	T _{mb} = 25 °C	-	54	Α
I _{SM}	peak source current	$t_p \le 10 \ \mu s$; pulsed; $T_{mb} = 25 \ ^{\circ}C$	-	217	Α
Avalanche	ruggedness				
E _{DS(AL)S}	non-repetitive drain-source avalanche energy	V_{GS} = 10 V; $T_{j(init)}$ = 25 °C; I_D = 48 A; V_{sup} ≤ 55 V; unclamped; R_{GS} = 50 Ω	-	115	mJ


PHP54N06T_2 © NXP B.V. 2009. All rights reserved.






$$I_{der} = \frac{I_D}{I_{D(25^{\circ}C)}} \times 100\%$$

Fig 1. Normalized continuous drain current as a function of mounting base temperature



$$P_{der} = \frac{P_{tot}}{P_{tot(25^{\circ}C)}} \times 100\%$$

Fig 2. Normalized total power dissipation as a function of mounting base temperature



 $T_{mb} = 25$ °C; I_{DM} is single pulse


Fig 3. Safe operating area; continuous and peak drain currents as a function of drain-source voltage

5. Thermal characteristics

Table 5. Thermal characteristics

NXP Semiconductors

Symbol	Parameter	Conditions	Min	Тур	Max	Unit
$R_{th(j-mb)}$	thermal resistance from junction to mounting base	see <u>Figure 4</u>	-	-	1.2	K/W
$R_{th(j-a)}$	thermal resistance from junction to ambient	vertical in still air	-	-	60	K/W



6. Characteristics

Table 6. Characteristics

Table 6.	Characteristics					
Symbol	Parameter	Conditions	Min	Тур	Max	Unit
Static cha	racteristics					
$V_{(BR)DSS}$	drain-source	$I_D = 0.25 \text{ mA}; V_{GS} = 0 \text{ V}; T_j = -55 \text{ °C}$	50	-	-	V
	breakdown voltage	$I_D = 0.25 \text{ mA}; V_{GS} = 0 \text{ V}; T_j = 25 \text{ °C}$	55	-	-	V
$V_{GS(th)}$	gate-source threshold	$I_D = 1 \text{ mA}$; $V_{DS} = V_{GS}$; $T_j = 175 ^{\circ}\text{C}$; see Figure 10	1	-	-	V
	voltage	$I_D = 1 \text{ mA}$; $V_{DS} = V_{GS}$; $T_j = -55 \text{ °C}$; see Figure 10	-	-	4.4	V
		$I_D = 1 \text{ mA}$; $V_{DS} = V_{GS}$; $T_j = 25 \text{ °C}$; see <u>Figure 10</u>	2	3	4	V
I _{DSS}	drain leakage current	$V_{DS} = 55 \text{ V}; V_{GS} = 0 \text{ V}; T_j = 25 \text{ °C}$	-	0.05	10	μΑ
		$V_{DS} = 55 \text{ V}; V_{GS} = 0 \text{ V}; T_j = 175 \text{ °C}$	-	-	500	μΑ
I_{GSS}	gate leakage current	$V_{GS} = 20 \text{ V}; V_{DS} = 0 \text{ V}; T_j = 25 \text{ °C}$	-	2	100	nΑ
		$V_{GS} = -20 \text{ V}; V_{DS} = 0 \text{ V}; T_j = 25 \text{ °C}$	-	2	100	nA
R _{DSon} drain-source resistance	drain-source on-state resistance	V_{GS} = 10 V; I_D = 25 A; T_j = 175 °C; see <u>Figure 11</u> and <u>12</u>	-	-	40	mΩ
		V_{GS} = 10 V; I_{D} = 25 A; T_{j} = 25 °C; see <u>Figure 11</u> and <u>12</u>	-	17	20	mΩ
Dynamic	characteristics					
$Q_{G(tot)}$	total gate charge	$I_D = 40 \text{ A}; V_{DS} = 44 \text{ V}; V_{GS} = 10 \text{ V}; T_j = 25 \text{ °C};$		36	-	nC
Q_{GS}	gate-source charge	see <u>Figure 13</u>	-	8.4	-	nC
Q_{GD}	gate-drain charge		-	11.5	-	nC
C _{iss}	input capacitance	$V_{DS} = 25 \text{ V}; V_{GS} = 0 \text{ V}; f = 1 \text{ MHz}; T_j = 25 °C;$	-	1200	1592	рF
C _{oss}	output capacitance	see Figure 14	-	290	356	рF
C _{rss}	reverse transfer capacitance		-	179	240	pF
d(on)	turn-on delay time	$V_{DS} = 30 \text{ V}; R_L = 1.2 \Omega; V_{GS} = 10 \text{ V};$	-	15	-	ns
r	rise time	$R_{G(ext)} = 10 \Omega; T_j = 25 °C$	-	74	-	ns
d(off)	turn-off delay time		-	70	-	ns
t _f	fall time		-	40	-	ns
-D	internal drain inductance	from drain lead 6 mm from package to centre of die; $T_j = 25 ^{\circ}\text{C}$	-	4.5	-	nΗ
		from contact screw on mounting base to centre of die; $T_j = 25 ^{\circ}\text{C}$	-	3.5	-	nΗ
-S	internal source inductance	from source lead to source bond pad; T _j = 25 °C	-	7.5	-	nΗ
Source-di	rain diode					
√ _{SD}	source-drain voltage	$I_S = 20 \text{ A}$; $V_{GS} = 0 \text{ V}$; $T_j = 25 \text{ °C}$; see Figure 15	-	0.85	1.2	V
rr	reverse recovery time	$I_S = 20 \text{ A}; \text{ dI}_S/\text{dt} = -100 \text{ A/}\mu\text{s}; \text{ V}_{GS} = -10 \text{ V};$	-	45	-	ns
Q _r	recovered charge	$V_{DS} = 30 \text{ V; } T_j = 25 \text{ °C}$	_	110	-	nC






Fig 5. Output characteristics: drain current as a function of drain-source voltage; typical values



 $T_j = 25^{\circ}C; I_D = 25A$

Fig 6. Drain-source on-state resistance as a function of drain current; typical values



 $I_j = 23$ C, $V_{DS} = 3V$ g 7. Sub-threshold drain current as a function of

gate-source voltage




Fig 8. Forward transconductance as a function of drain current; typical values

6 of 12





Fig 9. Transfer characteristics: drain current as a function of gate-source voltage; typical values



 $I_D = 1 \, mA; V_{DS} = V_{GS}$

Fig 10. Gate-source threshold voltage as a function of junction temperature




Fig 11. Drain-source on-state resistance as a function of drain current; typical values




Fig 12. Normalized drain-source on-state resistance factor as a function of junction temperature

Product data sheet





Fig 13. Gate-source voltage as a function of gate charge; typical values


Product data sheet



$$V_{GS} = 0V; f = 1MHz$$

Fig 14. Input, output and reverse transfer capacitances as a function of drain-source voltage; typical values


8 of 12



 $V_{GS} = 0V$

Fig 15. Reverse diode current as a function of reverse diode voltage; typical values

7. Package outline



Notes

- Lead shoulder designs may vary.
- 2. Dimension includes excess dambar.

OUTLINE		REFER	ENCES	EUROPEAN	ISSUE DATE
VERSION	IEC	JEDEC	JEITA	PROJECTION	ISSUE DATE
SOT78		3-lead TO-220AB	SC-46		08-04-23 08-06-13

Fig 16. Package outline SOT78 (TO-220AB)

PHP54N06T_2 © NXP B.V. 2009. All rights reserved.



10 of 12

N-channel TrenchMOS standard level FET

Revision history

Table 7. **Revision history**

Product data sheet

	•			
Document ID	Release date	Data sheet status	Change notice	Supersedes
PHP54N06T_2	20091214	Product data sheet	-	PHP54N06T-01
Modifications:	 The format of this data sheet has been redesigned to comply with the new ide guidelines of NXP Semiconductors. 			
	 Legal texts 	s have been adapted to th	e new company name w	here appropriate.
PHP54N06T-01 (9397 750 08022)	20010214	Product specification	-	-



9. Legal information

9.1 Data sheet status

Document status[1][2]	Product status[3]	Definition
Objective [short] data sheet	Development	This document contains data from the objective specification for product development.
Preliminary [short] data sheet	Qualification	This document contains data from the preliminary specification.
Product [short] data sheet	Production	This document contains the product specification.

- [1] Please consult the most recently issued document before initiating or completing a design.
- [2] The term 'short data sheet' is explained in section "Definitions"
- [3] The product status of device(s) described in this document may have changed since this document was published and may differ in case of multiple devices. The latest product status information is available on the Internet at URLhttp://www.nxp.com.

9.2 Definitions

Draft— The document is a draft version only. The content is still under internal review and subject to formal approval, which may result in modifications or additions. NXP Semiconductors does not give any representations or warranties as to the accuracy or completeness of information included herein and shall have no liability for the consequences of use of such information.

Short data sheet— A short data sheet is an extract from a full data sheet with the same product type number(s) and title. A short data sheet is intended for quick reference only and should not be relied upon to contain detailed and full information. For detailed and full information see the relevant full data sheet, which is available on request via the local NXP Semiconductors sales office. In case of any inconsistency or conflict with the short data sheet, the full data sheet shall prevail.

9.3 Disclaimers

General— Information in this document is believed to be accurate and reliable. However, NXP Semiconductors does not give any representations or warranties, expressed or implied, as to the accuracy or completeness of such information and shall have no liability for the consequences of use of such information.

Right to make changes— NXP Semiconductors reserves the right to make changes to information published in this document, including without limitation specifications and product descriptions, at any time and without notice. This document supersedes and replaces all information supplied prior to the publication hereof.

Suitability for use— NXP Semiconductors products are not designed, authorized or warranted to be suitable for use in medical, military, aircraft, space or life support equipment, nor in applications where failure or malfunction of an NXP Semiconductors product can reasonably be expected to result in personal injury, death or severe property or environmental damage. NXP Semiconductors accepts no liability for inclusion and/or use of NXP Semiconductors products in such equipment or applications and therefore such inclusion and/or use is at the customer's own risk.

Applications— Applications that are described herein for any of these products are for illustrative purposes only. NXP Semiconductors makes no representation or warranty that such applications will be suitable for the specified use without further testing or modification.

Quick reference data— The Quick reference data is an extract of the product data given in the Limiting values and Characteristics sections of this document, and as such is not complete, exhaustive or legally binding.

Limiting values— Stress above one or more limiting values (as defined in the Absolute Maximum Ratings System of IEC 60134) may cause permanent damage to the device. Limiting values are stress ratings only and operation of the device at these or any other conditions above those given in the Characteristics sections of this document is not implied. Exposure to limiting values for extended periods may affect device reliability.

Terms and conditions of sale— NXP Semiconductors products are sold subject to the general terms and conditions of commercial sale, as published at http://www.nxp.com/profile/terms, including those pertaining to warranty, intellectual property rights infringement and limitation of liability, unless explicitly otherwise agreed to in writing by NXP Semiconductors. In case of any inconsistency or conflict between information in this document and such terms and conditions, the latter will prevail.

No offer to sell or license— Nothing in this document may be interpreted or construed as an offer to sell products that is open for acceptance or the grant, conveyance or implication of any license under any copyrights, patents or other industrial or intellectual property rights.

Export control— This document as well as the item(s) described herein may be subject to export control regulations. Export might require a prior authorization from national authorities.

9.4 Trademarks

Notice: All referenced brands, product names, service names and trademarks are the property of their respective owners.

TrenchMOS— is a trademark of NXP B.V.

10. Contact information

For more information, please visit:http://www.nxp.com

For sales office addresses, please send an email to: salesaddresses@nxp.com

PHP54N06T 2 © NXP B.V. 2009. All rights reserved.

NXP Semiconductors

PHP54N06T

N-channel TrenchMOS standard level FET

11. Contents

1	Product profile	1
1.1	General description	1
1.2	Features and benefits	1
1.3	Applications	1
1.4	Quick reference data	1
2	Pinning information	2
3	Ordering information	2
4	Limiting values	2
5	Thermal characteristics	4
6	Characteristics	5
7	Package outline	9
8	Revision history	10
9	Legal information	11
9.1	Data sheet status	11
9.2	Definitions	11
9.3	Disclaimers	11
9.4	Trademarks	11
10	Contact information	11

Please be aware that important notices concerning this document and the product(s) described herein, have been included in section 'Legal information'.

