

2.7 V to 5.5 V, 250 µA, Rail-to-Rail Output 16-Bit *nano*DAC™ in a SOT-23

AD5662

FEATURES

Low power (250 µA @ 5 V) single 16-bit nanoDAC 12-bit accuracy guaranteed Tiny 8-lead SOT-23/MSOP package Power-down to 480 nA @ 5 V, 100 nA @ 3 V Power-on reset to zero scale/midscale 2.7 V to 5.5 V power supply Guaranteed 16-bit monotonic by design 3 power-down functions Serial interface with Schmitt-triggered inputs **Rail-to-rail operation** SYNC interrupt facility Temperature range -40°C to +125°C

APPLICATIONS

Process control Data acquisition systems Portable battery-powered instruments Digital gain and offset adjustment Programmable voltage and current sources **Programmable attenuators**

GENERAL DESCRIPTION

The AD5662, a member of the nanoDAC family, is a low power, single, 16-bit buffered voltage-out DAC that operates from a single 2.7 V to 5.5 V supply and is guaranteed monotonic by

The AD5662 requires an external reference voltage to set the output range of the DAC. The part incorporates a power-on reset circuit that ensures the DAC output powers up to 0 V (AD5662x-1) or to midscale (AD5662x-2), and remains there until a valid write takes place. The part contains a power-down feature that reduces the current consumption of the device to 480 nA at 5 V and provides software-selectable output loads while in power-down mode.

The low power consumption of this part in normal operation makes it ideally suited to portable battery-operated equipment. The power consumption is 0.75 mW at 5 V, going down to 2.4 μW in power-down mode.

The AD5662's on-chip precision output amplifier allows rail-torail output swing to be achieved. For remote sensing applications, the output amplifier's inverting input is available to the user.

Rev. 0

Information furnished by Analog Devices is believed to be accurate and reliable. However, no responsibility is assumed by Analog Devices for its use, nor for any infringements of patents or other rights of third parties that may result from its use. Specifications subject to change without notice. No license is granted by implication or otherwise under any patent or patent rights of Analog Devices. Trademarks and registered trademarks are the property of their respective owners.

FUNCTIONAL BLOCK DIAGRAM




Figure 1.

The AD5662 uses a versatile 3-wire serial interface that operates at clock rates up to 30 MHz, and is compatible with standard SPI®, QSPI™, MICROWIRE™, and DSP interface standards.

PRODUCT HIGHLIGHTS

- 16-bit DAC—12-bit accuracy guaranteed.
- Available in 8-lead SOT-23 and 8-lead MSOP packages.
- Low power. Typically consumes 0.42 mW at 3 V and 0.75 mW at 5 V.
- Power-on reset to zero scale or to midscale.
- 10 µs max settling time.

RELATED DEVICES

Part No.	Description
AD5620/AD5640/AD5660	3 V/5 V 12-/14-/16-bit DAC with internal reference in SOT-23

TABLE OF CONTENTS

Specifications	3
Timing Characteristics	5
Absolute Maximum Ratings	6
ESD Caution	6
Pin Configuration and Function Description	7
Typical Performance Characteristics	8
Terminology	3
Theory of Operation	4
DAC Section14	4
Resistor String	4
Output Amplifier14	4
Serial Interface	4
Input Shift Register15	5
SYNC Interrupt15	5

	Power-On Reset	15
	Power-Down Modes	16
	Microprocessor Interfacing	16
A	pplications	18
	Choosing a Reference for the AD5662	18
	Using a Reference as a Power Supply for the AD5662	18
	Bipolar Operation Using the AD5662	19
	Using the AD5662 as an Isolated, Programmable, 4-20 mA Process Controller	
	Using AD5662 with a Galvanically Isolated Interface	20
	Power Supply Bypassing and Grounding	20
С	Outline Dimensions	21
	Ordering Guide	2

REVISION HISTORY

1/05—Revision 0: Initial Version

SPECIFICATIONS

 $V_{\text{DD}} = 2.7 \text{ V to 5.5 V; } R_{\text{L}} = 2 \text{ k}\Omega \text{ to GND; } C_{\text{L}} = 200 \text{ pF to GND; } V_{\text{REF}} = V_{\text{DD}}; \text{ all specifications } T_{\text{MIN}} \text{ to } T_{\text{MAX}}, \text{ unless otherwise noted.}$

Table 1.

		A Grad	le		B Grad	e		Y Version ¹
Parameter	Min	Тур	Max	Min	Тур	Max	Unit	Conditions/Comments
STATIC PERFORMANCE ²								
Resolution	16			16			Bits	
Relative Accuracy		±8	±32		±8	±16	LSB	See Figure 4
Differential Nonlinearity			±1			±1	LSB	Guaranteed monotonic by design See Figure 5
Zero Code Error		2	10		2	10	mV	All 0s loaded to DAC register
Full-Scale Error		-0.2	-1		-0.2	-1	% FSR	All 1s loaded to DAC register
Offset Error			±10			±10	mV	
Gain Error			±1.5			±1.5	% FSR	
Zero Code Error Drift ³		±2			±2		μV/°C	
Gain Temperature Coefficient ³		±2.5			±2.5		ppm	Of FSR/°C
DC Power Supply Rejection Ratio ³		-100			-100		dB	DAC code = midscale; $V_{DD} = 5 \text{ V/3 V} \pm 10\%$
OUTPUT CHARACTERISTICS ³								
Output Voltage Range	0		V_{DD}	0		V_{DD}	V	
Output Voltage Settling Time		8	10		8	10	μs	$\frac{1}{4}$ to $\frac{3}{4}$ scale change settling to ±2 LSB R _L = 2 kΩ; 0 pF < C _L < 200 pF
Slew Rate		1.5			1.5		V/µs	1/4 to 3/4 scale
Capacitive Load Stability		2			2		nF	R _L = ∞
·		10			10		nF	$R_L = 2 k\Omega$
Output Noise Spectral Density ⁴		100			100		nV/√Hz	DAC code = midscale,10 kHz
Output Noise (0.1 Hz to 10 Hz) ⁴		10			10		μV p-p	DAC code = midscale
Total Harmonic Distortion (THD) ⁴		-80			-80		dB	$V_{REF} = 2 V \pm 300 \text{ mV p-p, f} = 5 \text{ kHz}$
Digital-to-Analog Glitch Impulse		5			5		nV-s	1 LSB change around major carry
Digital Feedthrough		0.1			0.1		nV-s	
DC Output Impedance		0.5			0.5		Ω	
Short-Circuit Current⁴		30			30		mA	$V_{DD} = 5 \text{ V}, 3 \text{ V}$
Power-Up Time		4			4		μs	Coming out of power-down mode $V_{DD} = 5 \text{ V}, 3 \text{ V}$
REFERENCE INPUT ³								
Reference Current		40	75		40	75	μΑ	$V_{REF} = V_{DD} = 5 \text{ V}$
		30	50		30	50	μA	$V_{REF} = V_{DD} = 3.6 \text{ V}$
Reference Input Range⁵	0.75		V_{DD}	0.75		V_{DD}	V	
Reference Input Impedance		125			125		kΩ	
LOGIC INPUTS								
Input Current			±2			±2	μΑ	All digital inputs
V _{INL} , Input Low Voltage			8.0			0.8	V	V _{DD} = 5 V, 3 V
V _{INH} , Input High Voltage	2				2		V	$V_{DD} = 5 \text{ V}, 3 \text{ V}$
Pin Capacitance		3			3		pF	

		A Grad	le		B Grad	le		Y Version ¹
Parameter	Min	Тур	Max	Min	Тур	Max	Unit	Conditions/Comments
POWER REQUIREMENTS								
V_{DD}	2.7		5.5	2.7		5.5	V	All digital inputs at 0 V or VDD
I _{DD} (Normal Mode)								DAC active and excluding load current
$V_{DD} = 4.5 \text{ V to } 5.5 \text{ V}$		150	250		150	250	μΑ	$V_{IH} = V_{DD}$ and $V_{IL} = GND$
$V_{DD} = 2.7 \text{ V to } 3.6 \text{ V}$		140	225		140	225	μΑ	$V_{IH} = V_{DD}$ and $V_{IL} = GND$
I _{DD} (All Power-Down Modes)								
$V_{DD} = 4.5 \text{ V to } 5.5 \text{ V}$		0.48	1		0.48	1	μΑ	$V_{IH} = V_{DD}$ and $V_{IL} = GND$
$V_{DD} = 2.7 \text{ V to } 3.6 \text{ V}$		0.1	0.375		0.1	0.375	μΑ	$V_{IH} = V_{DD}$ and $V_{IL} = GND$
POWER EFFICIENCY								
lout/lod		90			90		%	$I_{LOAD} = 2 \text{ mA. } V_{DD} = 5 \text{ V}$

¹ Temperature range is as follows: Y version: -40°C to +125°C, typical at +25°C.

² DC specifications tested with the outputs unloaded, unless otherwise stated. Linearity calculated using a reduced code range of 512 to 65024.

³ Guaranteed by design and characterization; not production tested.

⁴ Output unloaded.

 $^{^{5}}$ Reference input range at ambient where ± 1 LSB max DNL specification is achievable.

TIMING CHARACTERISTICS

All input signals are specified with tr = tf = 1 ns/V (10% to 90% of $V_{\rm DD}$) and timed from a voltage level of ($V_{\rm IL} + V_{\rm IH}$)/2. See Figure 2. $V_{\rm DD}$ = 2.7 V to 5.5 V; all specifications $T_{\rm MIN}$ to $T_{\rm MAX}$, unless otherwise noted.

Table 2.

	Limit	at T _{MIN} , T _{MAX}		
Parameter	$V_{DD} = 2.7 \text{ V to } 3.6 \text{ V}$	$V_{DD} = 3.6 \text{ V to } 5.5 \text{ V}$	Unit	Conditions/Comments
t ₁ ¹	50	33	ns min	SCLK cycle time
t_2	13	13	ns min	SCLK high time
t_3	13	13	ns min	SCLK low time
t ₄	13	13	ns min	SYNC to SCLK falling edge setup time
t ₅	5	5	ns min	Data setup time
t ₆	4.5	4.5	ns min	Data hold time
t ₇	0	0	ns min	SCLK falling edge to SYNC rising edge
t ₈	50	33	ns min	Minimum SYNC high time
t ₉	13	13	ns min	SYNC rising edge to SCLK fall ignore
t ₁₀	0	0	ns min	SCLK falling edge to SYNC fall ignore

 $^{^1}$ Maximum SCLK frequency is 30 MHz at V_{DD} = 3.6 V to 5.5 V, and 20 MHz at V_{DD} = 2.7 V to 3.6 V.




Figure 2. Serial Write Operation

ABSOLUTE MAXIMUM RATINGS

 $T_A = 25$ °C, unless otherwise noted.

Table 3.

Tuble 5.	
Parameter	Rating
V _{DD} to GND	−0.3 V to +7 V
Vout to GND	$-0.3 \text{ V to V}_{DD} + 0.3 \text{ V}$
V_{FB} to GND	$-0.3 \text{ V to V}_{DD} + 0.3 \text{ V}$
V _{REF} to GND	$-0.3 \text{ V to V}_{DD} + 0.3 \text{ V}$
Digital Input Voltage to GND	$-0.3 \text{ V to V}_{DD} + 0.3 \text{ V}$
Operating Temperature Range	
Industrial (Y Version)	−40°C to +125°C
Storage Temperature Range	−65°C to +150°C
Junction Temperature (T ₂ max)	150°C
Power Dissipation	$(T_J \max - T_A)/\theta_{JA}$
SOT-23 Package (4-Layer Board)	
θ_{JA} Thermal Impedance	119°C/W
MSOP Package (4-Layer Board)	
θ_{JA} Thermal Impedance	141°C/W
θ _{JC} Thermal Impedance	44°C/W
Reflow Soldering Peak Temperature	
SnPb	240°C
Pb-free	260°C
ESD	2 kV
·	·

Stresses above those listed under Absolute Maximum Ratings may cause permanent damage to the device. This is a stress rating only; functional operation of the device at these or any other conditions above those listed in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

ESD CAUTION

ESD (electrostatic discharge) sensitive device. Electrostatic charges as high as 4000 V readily accumulate on the human body and test equipment and can discharge without detection. Although this product features proprietary ESD protection circuitry, permanent damage may occur on devices subjected to high energy electrostatic discharges. Therefore, proper ESD precautions are recommended to avoid performance degradation or loss of functionality.



PIN CONFIGURATION AND FUNCTION DESCRIPTION




Figure 3. Pin Configuration

Table 4. Pin Function Descriptions

Pin No.	Mnemonic	Function
1	V_{DD}	Power Supply Input. These parts can be operated from 2.7 V to 5.5 V. V _{DD} should be decoupled to GND.
2	V_{REF}	Reference Voltage Input.
3	V_{FB}	Feedback Connection for the Output Amplifier. V _{FB} should be connected to V _{OUT} for normal operation.
4	V _{OUT}	Analog Output Voltage from DAC. The output amplifier has rail-to-rail operation.
5	SYNC	Level-Triggered Control Input (Active Low). This is the frame synchronization signal for the input data. When SYNC goes low, it enables the input shift register, and data is transferred in on the falling edges of the following clocks. The DAC is updated following the 24 th clock cycle unless SYNC is taken high before this edge, in which case the rising edge of SYNC acts as an interrupt and the write sequence is ignored by the DAC.
6	SCLK	Serial Clock Input. Data is clocked into the input shift register on the falling edge of the serial clock input. Data can be transferred at rates up to 30 MHz.
7	DIN	Serial Data Input. This device has a 24-bit shift register. Data is clocked into the register on the falling edge of the serial clock input.
8	GND	Ground Reference Point for All Circuitry on the Part.

TYPICAL PERFORMANCE CHARACTERISTICS




Figure 4. Typical INL Plot




Figure 5. Typical DNL Plot




Figure 6. Typical Total Unadjusted Error Plot




Figure 7. INL Error and DNL Error vs. Temperature




Figure 8. INL and DNL Error vs. VREF




Figure 9. INL and DNL Error vs. Supply




Figure 10. Gain Error and Full-Scale Error vs. Temperature




Figure 11. Zero-Scale and Offset Error vs. Temperature




Figure 12. Gain Error and Full-Scale Error vs. Supply




Figure 13. Zero-Scale and Offset Error vs. Supply




Figure 14. I_{DD} Histogram with $V_{DD} = 5.5 V$




Figure 15. Headroom at Rails vs. Source and Sink Current




Figure 16. Supply Current vs. Code




Figure 17. Supply Current vs. Temperature




Figure 18. Supply Current vs. Supply Voltage




Figure 19. Supply Current vs. Logic Input Voltage




Figure 20. Full-Scale Settling Time, 3 V




Figure 21. Full-Scale Settling Time, 5 V




Figure 22. Power-On Reset to 0 V




Figure 23. Power-On Reset to Midscale




Figure 24. Exiting Power-Down to Midscale




Figure 25. Digital-to-Analog Glitch Impulse (Negative)




Figure 26. Digital-to-Analog Glitch Impulse (Positive)




Figure 27. Digital Feedthrough




Figure 28. Total Harmonic Distortion




Figure 29. Settling Time vs. Capacitive Load




Figure 30. 0.1 Hz to 10 Hz Output Noise Plot




Figure 31. Noise Spectral Density

TERMINOLOGY

Relative Accuracy or Integral Nonlinearity (INL)

For the DAC, relative accuracy or integral nonlinearity is a measurement of the maximum deviation, in LSBs, from a straight line passing through the endpoints of the DAC transfer function. A typical INL vs. code plot can be seen in Figure 4.

Differential Nonlinearity (DNL)

Differential nonlinearity is the difference between the measured change and the ideal 1 LSB change between any two adjacent codes. A specified differential nonlinearity of ± 1 LSB maximum ensures monotonicity. This DAC is guaranteed monotonic by design. A typical DNL vs. code plot can be seen in Figure 5.

Zero-Code Error

Zero-code error is a measurement of the output error when zero code (0x0000) is loaded to the DAC register. Ideally, the output should be 0 V. The zero-code error is always positive in the AD5662 because the output of the DAC cannot go below 0 V. It is due to a combination of the offset errors in the DAC and the output amplifier. Zero-code error is expressed in mV. A plot of zero-code error vs. temperature can be seen in Figure 11.

Full-Scale Error

Full-scale error is a measurement of the output error when full-scale code (0xFFFF) is loaded to the DAC register. Ideally, the output should be $V_{\rm DD}-1$ LSB. Full-scale error is expressed in percent of full-scale range. A plot of full-scale error vs. temperature can be seen in Figure 10.

Gain Error

This is a measure of the span error of the DAC. It is the deviation in slope of the DAC transfer characteristic from ideal expressed as a percent of the full-scale range.

Total Unadjusted Error (TUE)

Total unadjusted error is a measurement of the output error, taking all the various errors into account. A typical TUE vs. code plot can be seen in Figure 6.

Zero-Code Error Drift

This is a measurement of the change in zero-code error with a change in temperature. It is expressed in $\mu V/^{\circ}C$.

Gain Temperature Coefficient

This is a measurement of the change in gain error with changes in temperature. It is expressed in (ppm of full-scale range)/°C.

Offset Error

Offset error is a measure of the difference between V_{OUT} (actual) and V_{OUT} (ideal) expressed in mV in the linear region of the transfer function. Offset error is measured on the AD5662 with Code 512 loaded in the DAC register. It can be negative or positive.

DC Power Supply Rejection Ratio (PSRR)

This indicates how the output of the DAC is affected by changes in the supply voltage. PSRR is the ratio of the change in V_{OUT} to a change in V_{DD} for full-scale output of the DAC. It is measured in dB. V_{REF} is held at 2 V, and V_{DD} is varied by $\pm 10\%$.

Output Voltage Settling Time

This is the amount of time it takes for the output of a DAC to settle to a specified level for a $\frac{1}{4}$ to $\frac{3}{4}$ full-scale input change and is measured from the 24^{th} falling edge of SCLK.

Digital-to-Analog Glitch Impulse

Digital-to-analog glitch impulse is the impulse injected into the analog output when the input code in the DAC register changes state. It is normally specified as the area of the glitch in nV-s, and is measured when the digital input code is changed by 1 LSB at the major carry transition (0x7FFF to 0x8000). See Figure 25 and Figure 26.

Digital Feedthrough

Digital feedthrough is a measure of the impulse injected into the analog output of the DAC from the digital inputs of the DAC, but is measured when the DAC output is not updated. It is specified in nV-s, and measured with a full-scale code change on the data bus, that is, from all 0s to all 1s and vice versa.

Total Harmonic Distortion (THD)

This is the difference between an ideal sine wave and its attenuated version using the DAC. The sine wave is used as the reference for the DAC, and the THD is a measurement of the harmonics present on the DAC output. It is measured in dB.

Noise Spectral Density

This is a measurement of the internally generated random noise. Random noise is characterized as a spectral density (voltage per $\sqrt{\text{Hz}}$). It is measured by loading the DAC to midscale and measuring noise at the output. It is measured in nV/ $\sqrt{\text{Hz}}$. A plot of noise spectral density can be seen in Figure 31.

THEORY OF OPERATION

DAC SECTION

The AD5662 DAC is fabricated on a CMOS process. The architecture consists of a string DAC followed by an output buffer amplifier. Figure 32 shows a block diagram of the DAC architecture.




Figure 32. DAC Architecture

Since the input coding to the DAC is straight binary, the ideal output voltage is given by

$$V_{OUT} = V_{REF} \times \left(\frac{D}{65,536}\right)$$

where *D* is the decimal equivalent of the binary code that is loaded to the DAC register. It can range from 0 to 65,535.

RESISTOR STRING

The resistor string section is shown in Figure 33. It is simply a string of resistors, each of value R. The code loaded to the DAC register determines at which node on the string the voltage is tapped off to be fed into the output amplifier. The voltage is tapped off by closing one of the switches connecting the string to the amplifier. Because it is a string of resistors, it is guaranteed monotonic.




Figure 33. Resistor String

OUTPUT AMPLIFIER

The output buffer amplifier can generate rail-to-rail voltages on its output, which gives an output range of 0 V to $V_{\rm DD}.$ This output buffer amplifier has a gain of 2 derived from a 50 k Ω resistor divider network in the feedback path. The output amplifier's inverting input is available to the user, allowing for remote sensing. This V_{FB} pin must be connected to $V_{\rm OUT}$ for normal operation. It can drive a load of 2 k Ω in parallel with 1000 pF to GND. The source and sink capabilities of the output amplifier can be seen in Figure 15. The slew rate is 1.5 V/µs with a $^{1}\!\!/4$ to $^{3}\!\!/4$ full-scale settling time of 10 µs.

SERIAL INTERFACE

The AD5662 has a 3-wire serial interface (SYNC, SCLK, and DIN) that is compatible with SPI, QSPI, and MICROWIRE interface standards as well as with most DSPs. See Figure 2 for a timing diagram of a typical write sequence.

The write sequence begins by bringing the SYNC line low. Data from the DIN line is clocked into the 24-bit shift register on the falling edge of SCLK. The serial clock frequency can be as high as 30 MHz, making the AD5662 compatible with high speed DSPs. On the 24th falling clock edge, the last data bit is clocked in and the programmed function is executed, that is, a change in DAC register contents and/or a change in the mode of operation. At this stage, the SYNC line can be kept low or be brought high. In either case, it must be brought high for a minimum of 33 ns before the next write sequence so that a falling edge of SYNC can initiate the next write sequence. Since the SYNC buffer draws more current when $V_{\rm IN}$ = 2.4 V than it does when $V_{IN} = 0.8 \text{ V}, \overline{\text{SYNC}}$ should be idled low between write sequences for even lower power operation. As mentioned previously it must, however, be brought high again just before the next write sequence.

INPUT SHIFT REGISTER

The input shift register is 24 bits wide (see Figure 34). The first six bits are don't cares. The next two are control bits that control the part's mode of operation (normal mode or any one of three power-down modes). See the Power-Down Modes section for a more complete description of the various modes. The next 16 bits are the data bits. These are transferred to the DAC register on the 24th falling edge of SCLK.

SYNC INTERRUPT

In a normal write sequence, the SYNC line is kept low for at least 24 falling edges of SCLK, and the DAC is updated on the 24th falling edge. However, if SYNC is brought high before the

24th falling edge, this acts as an interrupt to the write sequence. The shift register is reset and the write sequence is seen as invalid. Neither an update of the DAC register contents nor a change in the operating mode occurs (see Figure 35).

POWER-ON RESET

The AD5662 family contains a power-on reset circuit that controls the output voltage during power-up. The AD5662x-1 DAC output powers up to 0 V, and the AD5662x-2 DAC output powers up to midscale. The output remains there until a valid write sequence is made to the DAC. This is useful in applications where it is important to know the state of the output of the DAC while it is in the process of powering up.




Figure 34. Input Register Contents




Figure 35. SYNC Interrupt Facility

POWER-DOWN MODES

The AD5662 contains four separate modes of operation. These modes are software-programmable by setting two bits (DB17 and DB16) in the control register. Table 5 shows how the state of the bits corresponds to the device's mode of operation.

Table 5. Modes of Operation for the AD5662

DB17	DB16	Operating Mode
0	0	Normal Operation
		Power-Down Modes
0	1	1 kΩ to GND
1	0	100 kΩ to GND
1	1	Three-State

When both bits are set to 0, the part works normally with its normal power consumption of 250 μA at 5 V. However, for the three power-down modes, the supply current falls to 480 nA at 5 V (100 nA at 3 V). Not only does the supply current fall, but the output stage is also internally switched from the output of the amplifier to a resistor network of known values. This has the advantage that the output impedance of the part is known while the part is in power-down mode. The outputs can either be connected internally to GND through a 1 k Ω or 100 k Ω resistor, or left open-circuited (three-state) (see Figure 36).




Figure 36. Output Stage During Power-Down

The bias generator, the output amplifier, the resistor string, and other associated linear circuitry are shut down when power-down mode is activated. However, the contents of the DAC register are unaffected when in power-down. The time to exit power-down is typically 4 μs for V_{DD} = 5 V and for V_{DD} = 3 V (see Figure 24).

MICROPROCESSOR INTERFACING

AD5662 to Blackfin® ADSP-BF53x Interface

Figure 37 shows a serial interface between the AD5662 and the Blackfin ADSP-BF53x microprocessor. The ADSP-BF53x processor family incorporates two dual-channel synchronous serial ports, SPORT1 and SPORT0, for serial and multiprocessor communications. Using SPORT0 to connect to the AD5662, the setup for the interface is as follows. DT0PRI drives the DIN pin of the AD5662, while TSCLK0 drives the SCLK of the part. The SYNC is driven from TFS0.





Figure 37. AD5662 to Blackfin ADSP-BF53x Interface

AD5662 to 68HC11/68L11 Interface

Figure 38 shows a serial interface between the AD5662 and the 68HC11/68L11 microcontroller. SCK of the 68HC11/68L11 drives the SCLK of the AD5662, while the MOSI output drives the serial data line of the DAC.

The SYNC signal is derived from a port line (PC7). The setup conditions for correct operation of this interface are as follows. The 68HC11/68L11 is configured with its CPOL bit as a 0 and its CPHA bit as a 1. When data is being transmitted to the DAC, the SYNC line is taken low (PC7). When the 68HC11/68L11 is configured as described above, data appearing on the MOSI output is valid on the falling edge of SCK. Serial data from the 68HC11/68L11 is transmitted in 8-bit bytes with only eight falling clock edges occurring in the transmit cycle. Data is transmitted MSB first. In order to load data to the AD5662, PC7 is left low after the first eight bits are transferred, and a second serial write operation is performed to the DAC; PC7 is taken high at the end of this procedure.




*ADDITIONAL PINS OMITTED FOR CLARITY

Figure 38. AD5662 to 68HC11/68L11 Interface

AD5662 to 80C51/80L51 Interface

Figure 39 shows a serial interface between the AD5662 and the 80C51/80L51 microcontroller. The setup for the interface is as follows. TxD of the 80C51/80L51 drives SCLK of the AD5662, while RxD drives the serial data line of the part. The SYNC signal is again derived from a bit-programmable pin on the port. In this case, port line P3.3 is used. When data is to be transmitted to the AD5662, P3.3 is taken low. The 80C51/80L51 transmits data in 8-bit bytes only; thus only eight falling clock edges occur in the transmit cycle. To load data to the DAC, P3.3 is left low after the first eight bits are transmitted, and a second write cycle is initiated to transmit the second byte of data. P3.3 is taken high following the completion of this cycle. The 80C51/80L51 outputs the serial data in a format that has the LSB first. The AD5662 must receive data with the MSB first. The 80C51/80L51 transmit routine should take this into account.




*ADDITIONAL PINS OMITTED FOR CLARITY

Figure 39. AD5662 to 80C51/80L51 Interface

AD5662 to MICROWIRE Interface

Figure 40 shows an interface between the AD5662 and any MICROWIRE-compatible device. Serial data is shifted out on the falling edge of the serial clock and is clocked into the AD5662 on the rising edge of the SK.



*ADDITIONAL PINS OMITTED FOR CLARITY

Figure 40. AD5662 to MICROWIRE Interface

APPLICATIONS

CHOOSING A REFERENCE FOR THE AD5662

To achieve the optimum performance from the AD5662, thought should be given to the choice of a precision voltage reference. The AD5662 has only one reference input, V_{REF} . The voltage on the reference input is used to supply the positive input to the DAC. Therefore any error in the reference is reflected in the DAC.

When choosing a voltage reference for high accuracy applications, the sources of error are initial accuracy, ppm drift, long-term drift, and output voltage noise. Initial accuracy on the output voltage of the DAC leads to a full-scale error in the DAC. To minimize these errors, a reference with high initial accuracy is preferred. Also, choosing a reference with an output trim adjustment, such as the ADR423, allows a system designer to trim system errors out by setting a reference voltage to a voltage other than the nominal. The trim adjustment can also be used at temperature to trim out any error.

Long-term drift is a measurement of how much the reference drifts over time. A reference with a tight long-term drift specification ensures that the overall solution remains relatively stable during its entire lifetime.

The temperature coefficient of a reference's output voltage effect INL, DNL, and TUE. A reference with a tight temperature coefficient specification should be chosen to reduce temperature dependence of the DAC output voltage in ambient conditions.

In high accuracy applications, which have a relatively low noise budget, reference output voltage noise needs to be considered. It is important to choose a reference with as low an output noise voltage as practical for the system noise resolution required. Precision voltage references such as the ADR425 produce low output noise in the 0.1 Hz to10 Hz range. Examples of recommended precision references for use as supply to the AD5662 are shown in the Table 6.

USING A REFERENCE AS A POWER SUPPLY FOR THE AD5662

Because the supply current required by the AD5662 is extremely low, an alternative option is to use a voltage reference to supply the required voltage to the part (see Figure 41). This is especially useful if the power supply is quite noisy, or if the system supply voltages are at some value other than 5 V or 3 V, for example, 15 V. The voltage reference outputs a steady supply voltage for the AD5662; see Table 6 for a suitable reference. If the low dropout REF195 is used, it must supply 250 μA of current to the AD5662, with no load on the output of the DAC. When the DAC output is loaded, the REF195 also needs to supply the current to the load. The total current required (with a 5 $k\Omega$ load on the DAC output) is

$$250 \,\mu\text{A} + (5 \,\text{V}/5 \,\text{k}\Omega) = 1.25 \,\text{mA}$$

The load regulation of the REF195 is typically 2 ppm/mA, which results in a 2.5 ppm (12.5 μ V) error for the 1.25 mA current drawn from it. This corresponds to a 0.164 LSB error.




Figure 41. REF195 as Power Supply to the AD5662

Table 6. Partial List of Precision References for Use with the AD5662

Part No.	Initial Accuracy (mV max)	Temp Drift (ppm°C max)	0.1 Hz to 10 Hz Noise (μV p-p typ)	V _{OUT} (V)
ADR425	±2	3	3.4	5
ADR395	±6	25	5	5
REF195	±2	5	50	5
AD780	±2	3	4	2.5/3
ADR423	±2	3	3.4	3

BIPOLAR OPERATION USING THE AD5662

The AD5662 has been designed for single-supply operation, but a bipolar output range is also possible using the circuit in Figure 42. The circuit gives an output voltage range of ± 5 V. Rail-to-rail operation at the amplifier output is achievable using an AD820 or an OP295 as the output amplifier.

The output voltage for any input code can be calculated as follows:

$$V_{O} = \left[V_{DD} \times \left(\frac{D}{65,536} \right) \times \left(\frac{R1 + R2}{R1} \right) - V_{DD} \times \left(\frac{R2}{R1} \right) \right]$$

where *D* represents the input code in decimal (0 to 65,535). With $V_{DD} = 5$ V, RI = R2 = 10 k Ω ,

$$V_O = \left(\frac{10 \times D}{65,536}\right) - 5 \text{ V}$$

This is an output voltage range of ± 5 V, with 0x0000 corresponding to a -5 V output, and 0xFFFF corresponding to a +5 V output.




Figure 42. Bipolar Operation with the AD5662

USING THE AD5662 AS AN ISOLATED, PROGRAMMABLE, 4-20 mA PROCESS CONTROLLER

In many process control system applications, 2-wire current transmitters are used to transmit analog signals through noisy environments. These current transmitters use a zero-scale signal current of 4 mA that can power the transmitter's signal conditioning circuitry. The full-scale output signal in these transmitters is 20 mA. The converse approach to process control can also be used; a low-power, programmable current source can be used to control remotely located sensors or devices in the loop.

A circuit that performs this function is shown in Figure 43. Using the AD5662 as the controller, the circuit provides a programmable output current of 4 mA to 20 mA, proportional to the DAC's digital code. Biasing for the controller is provided by the ADR02 and requires no external trim for two reasons: (1) the ADR02's tight initial output voltage tolerance and (2) the low supply current consumption of both the AD8627 and the AD5662. The entire circuit, including opto-couplers, consumes less than 3 mA from the total budget of 4 mA. The AD8627 regulates the output current to satisfy the current summation at the noninverting node of the AD8627.

$$I_{OUT} = 1/R7 (V_{DAC} \times R3/R1 + V_{REF} \times R3/R2)$$

For the values shown in Figure 43,

$$I_{OUT} = 0.2435 \,\mu\text{A} \times D + 4 \,\text{mA}$$

where $D=0 \le D \le 65535$, giving a full-scale output current of 20 mA when the AD5662's digital code equals 0xFFFF. Offset trim at 4 mA is provided by P2, and P1 provides the circuit's gain trim at 20 mA. These two trims do not interact because the noninverting input of the AD8627 is at virtual ground. The Schottky diode, D1, is required in this circuit to prevent loop supply power-on transients from pulling the noninverting input of the AD8627 more than 300 mV below its inverting input. Without this diode, such transients could cause phase reversal of the AD8627 and possible latch-up of the controller. The loop supply voltage compliance of the circuit is limited by the maximum applied input voltage to the ADR02 and is from 12 V to 40 V.




Figure 43. Programmable 4-20 mA Process Controller

USING AD5662 WITH A GALVANICALLY ISOLATED INTERFACE

In process-control applications in industrial environments, it is often necessary to use a galvanically isolated interface to protect and isolate the controlling circuitry from any hazardous common-mode voltages that might occur in the area where the DAC is functioning. Isocouplers provide isolation in excess of 3 kV. The AD5662 uses a 3-wire serial logic interface, so the ADuM130x 3-channel digital isolator provides the required isolation (see Figure 44). The power supply to the part also needs to be isolated, which is done by using a transformer. On the DAC side of the transformer, a 5 V regulator provides the 5 V supply required for the AD5662.




Figure 44. AD5662 with a Galvanically Isolated Interface


POWER SUPPLY BYPASSING AND GROUNDING

When accuracy is important in a circuit, it is helpful to carefully consider the power supply and ground return layout on the board. The printed circuit board containing the AD5662 should have separate analog and digital sections, each having its own area of the board. If the AD5662 is in a system where other devices require an AGND-to-DGND connection, the connection should be made at one point only. This ground point should be as close as possible to the AD5662.

The power supply to the AD5662 should be bypassed with $10~\mu F$ and $0.1~\mu F$ capacitors. The capacitors should be located as close as possible to the device, with the $0.1~\mu F$ capacitor ideally right up against the device. The $10~\mu F$ capacitors are the tantalum bead type. It is important that the $0.1~\mu F$ capacitor has low effective series resistance (ESR) and effective series inductance (ESI), for example, common ceramic types of capacitors. This $0.1~\mu F$ capacitor provides a low impedance path to ground for high frequencies caused by transient currents due to internal logic switching.

The power supply line itself should have as large a trace as possible to provide a low impedance path and to reduce glitch effects on the supply line. Clocks and other fast switching digital signals should be shielded from other parts of the board by digital ground. Avoid crossover of digital and analog signals if possible. When traces cross on opposite sides of the board, ensure that they run at right angles to each other to reduce feedthrough effects through the board. The best board layout technique is the microstrip technique where the component side of the board is dedicated to the ground plane only and the signal traces are placed on the solder side. However, this is not always possible with a 2-layer board.

OUTLINE DIMENSIONS



COMPLIANT TO JEDEC STANDARDS MO-178BA

Figure 45. 8-Lead SOT-23 (RJ-8) Dimensions shown in millimeters




Figure 46. 8-Lead Mini Small Outline Package [MSOP] (RM-8) Dimensions shown in millimeters

ORDERING GUIDE

		Package	Package		Power-On	
Model	Temperature Range	Description	Option	Branding	Reset to Code	Acurracy
AD5662ARJ-1500RL7	-40°C to +125°C	8-lead SOT-23	RJ-8	D38	Zero	±32 LSB INL
AD5662ARJ-1REEL7	-40°C to +125°C	8-lead SOT-23	RJ-8	D38	Zero	±32 LSB INL
AD5662ARJ-2500RL7	-40°C to +125°C	8-lead SOT-23	RJ-8	D39	Midscale	±32 LSB INL
AD5662ARJ-2REEL7	-40°C to +125°C	8-lead SOT-23	RJ-8	D39	Midscale	±32 LSB INL
AD5662ARM-1	-40°C to +125°C	8-lead MSOP	RM-8	D38	Zero	±32 LSB INL
AD5662ARM-1REEL7	-40°C to +125°C	8-lead MSOP	RM-8	D38	Zero	±32 LSB INL
AD5662BRJ-1500RL7	-40°C to +125°C	8-lead SOT-23	RJ-8	D36	Zero	±16 LSB INL
AD5662BRJ-1REEL7	-40°C to +125°C	8-lead SOT-23	RJ-8	D36	Zero	±16 LSB INL
AD5662BRJ-2500RL7	-40°C to +125°C	8-lead SOT-23	RJ-8	D37	Midscale	±16 LSB INL
AD5662BRJ-2REEL7	-40°C to +125°C	8-lead SOT-23	RJ-8	D37	Midscale	±16 LSB INL
AD5662BRM-1	-40°C to +125°C	8-lead MSOP	RM-8	D36	Zero	±16 LSB INL
AD5662BRM-1REEL7	−40°C to +125°C	8-lead MSOP	RM-8	D36	Zero	±16 LSB INL

NOTES

AD5662			
ADD66Z			

NOTES