

# 1 pC Charge Injection, 100 pA Leakage, CMOS, $\pm 5$ V/+5 V/+3 V Dual SPDT Switch

**ADG636** 

#### **FEATURES**

1 pC charge injection
±2.7 V to ±5.5 V dual supply
+2.7 V to +5.5 V single supply
Automotive temperature range: -40°C to +125°C
100 pA (maximum at 25°C) leakage currents
85 Ω typical on resistance
Rail-to-rail operation
Fast switching times
Typical power consumption (<0.1 μW)
TTL-/CMOS-compatible inputs
14-lead TSSOP package

### **APPLICATIONS**

Automatic test equipment
Data acquisition systems
Battery-powered instruments
Communication systems
Sample-and-hold systems
Remote-powered equipment
Audio and video signal routing
Relay replacement
Avionics

### **GENERAL DESCRIPTION**


The ADG636 is a monolithic device, comprising two independently selectable CMOS single pole, double throw (SPDT) switches. When on, each switch conducts equally well in both directions.

The ADG636 operates from a dual  $\pm 2.7$  V to  $\pm 5.5$  V supply, or from a single supply of +2.7 V to +5.5 V.

This switch offers ultralow charge injection of  $\pm 1.5$  pC over the entire signal range and leakage current of 10 pA typical at 25°C. In addition, it offers on resistance of 85  $\Omega$  typical, which is matched to within 2  $\Omega$  between channels. The ADG636 also has low power dissipation yet is capable of high switching speeds.

The ADG636 exhibits break-before-make switching action and is available in a 14-lead TSSOP package.

### **FUNCTIONAL BLOCK DIAGRAM**



### **PRODUCT HIGHLIGHTS**

- Ultralow charge injection. Q<sub>INJ</sub>: ±1.5 pC typical over the full signal range.
- 2. Leakage current <0.25 nA maximum at 85°C.
- 3. Dual  $\pm 2.7$  V to  $\pm 5$  V or single +2.7 V to +5.5 V supply.
- 4. Automotive temperature range: -40°C to +125°C.
- 5. Small 14-lead TSSOP package.

# **TABLE OF CONTENTS**

1/02—Revision 0: Initial Version

Features
Applications
Functional Block Diagram
General Description
Product Highlights
Revision History
Specifications
Dual Supply3
Single Supply5
REVISION HISTORY
9/09—Rev. A to Rev. B
<b>9/09—Rev. A to Rev. B</b> Changes to Table 6
Changes to Table 6
Changes to Table 6
Changes to Table 6
Changes to Table 6
Changes to Table 6
Changes to Table 6
Changes to Table 6
Changes to Table 6

Absolute Maximum Ratings	9
ESD Caution	9
Pin Configuration and Function Descriptions	10
Typical Performance Characteristics	11
Test Circuits	13
Terminology	15
Outline Dimensions	16
Ordering Guide	16

# **SPECIFICATIONS**

### **DUAL SUPPLY**

 $V_{DD} = 5~V~\pm~10\%, V_{SS} = -5~V~\pm~10\%, GND = 0~V.~All~specifications~-40^{\circ}C~to~+125^{\circ}C,~unless~otherwise~noted.$ 

Table 1.

Parameter	+25°C	-40°C to +85°C	-40°C to +125°C	Unit	Test Conditions/Comments
ANALOG SWITCH					
Analog Signal Range			$V_{SS}$ to $V_{DD}$	V	
					$V_{DD} = +4.5 \text{ V}, V_{SS} = -4.5 \text{ V}$
On Resistance, Ron	85			Ωtyp	$V_S = \pm 3 \text{ V, } I_{DS} = -1 \text{ mA, Figure 14}$
	115	140	160	Ω max	$V_S = \pm 3 \text{ V, } I_{DS} = -1 \text{ mA, Figure } 14$
On-Resistance Match Between	2			Ωtyp	$V_S = \pm 3 \text{ V, } I_{DS} = -1 \text{ mA}$
Channels, ∆RoN					
	4	5.5	6.5	Ω max	$V_S = \pm 3 \text{ V, } I_{DS} = -1 \text{ mA}$
On-Resistance Flatness, R <sub>FLAT(ON)</sub>	25			Ω typ	$V_S = \pm 3 \text{ V, } I_{DS} = -1 \text{ mA}$
	40	55	60	Ω max	$V_S = \pm 3 \text{ V, } I_{DS} = -1 \text{ mA}$
LEAKAGE CURRENTS					$V_{DD} = +5.5 \text{ V}, V_{SS} = -5.5 \text{ V}$
Source Off Leakage, I <sub>s</sub> (Off)	±0.01			nA typ	$V_S = \pm 4.5 \text{ V}, V_D = \mp 4.5 \text{ V}, \text{ Figure 15}$
	±0.1	±0.25	±2	nA max	$V_S = \pm 4.5 \text{ V}, V_D = \mp 4.5 \text{ V}, \text{ Figure 15}$
Drain Off Leakage, I <sub>D</sub> (Off)	±0.01			nA typ	$V_S = \pm 4.5 \text{ V}, V_D = \mp 4.5 \text{ V}, \text{ Figure 15}$
	±0.1	±0.25	±2	nA max	$V_S = \pm 4.5 \text{ V}, V_D = \mp 4.5 \text{ V}, \text{ Figure 15}$
Channel On Leakage, $I_D$ (On), $I_S$ (On)	±0.01			nA typ	$V_S = V_D = \pm 4.5 \text{ V, Figure 16}$
	±0.1	±0.25	±6	nA max	$V_S = V_D = \pm 4.5 \text{ V, Figure 16}$
DIGITAL INPUTS					
Input High Voltage, V <sub>INH</sub>			2.4	V min	
Input Low Voltage, V <sub>INL</sub>			0.8	V max	
Input Current, I <sub>INL</sub> or I <sub>INH</sub>	0.005			μA typ	$V_{IN} = V_{INL}$ or $V_{INH}$
			±0.1	μA max	V <sub>IN</sub> = V <sub>INL</sub> or V <sub>INH</sub>
Digital Input Capacitance, CIN	2			pF typ	
DYNAMIC CHARACTERISTICS <sup>1</sup>					
Transition Time	70			ns typ	$V_{S1A} = +3 \text{ V}, V_{S1B} = -3 \text{ V}, R_L = 300 \Omega,$ $C_L = 35 \text{ pF}, \text{ Figure 17}$
	100	120	150	ns max	$V_{S1A} = +3 \text{ V}, V_{S1B} = -3 \text{ V}, R_L = 300 \Omega,$ $C_L = 35 \text{ pF}, \text{ Figure 17}$
ton Enable	100			ns typ	$R_L = 300 \Omega$ , $C_L = 35 pF$ , $V_S = 3 V$ , Figure 19
	135	170	190	ns max	$R_L = 300 \Omega$ , $C_L = 35 pF$ , $V_S = 3 V$ , Figure 19
t <sub>off</sub> Enable	55			ns typ	$R_L = 300 \Omega$ , $C_L = 35 pF$ , $V_S = 3 V$ , Figure 19
	80	90	100	ns max	$R_L = 300 \ \Omega, C_L = 35 \ pF, V_S = 3 \ V,$ Figure 19
Break-Before-Make Time Delay, t <sub>BBM</sub>	20			ns typ	$R_L = 300 \ \Omega, C_L = 35 \ pF, V_S = 3 \ V,$ Figure 18
			10	ns min	$R_L = 300 \ \Omega, C_L = 35 \ pF, V_S = 3 \ V,$ Figure 18
Charge Injection	-1.2			pC typ	$V_S = 0$ V, $R_S = 0$ $\Omega$ , $C_L = 1$ nF, Figure 20
Off Isolation	-65			dB typ	$R_L = 50 \Omega$ , $C_L = 5 pF$ , $f = 10 MHz$ , Figure 21
Channel-to-Channel Crosstalk	-65			dB typ	$R_L = 50 \Omega$ , $C_L = 5 pF$ , $f = 10 MHz$ , Figure 23
Bandwidth −3 dB	610			MHz typ	$R_L = 50 \Omega$ , $C_L = 5 pF$ , Figure 22

Parameter	+25°C -40°C to +85°C	-40°C to +125°C	Unit	Test Conditions/Comments
C <sub>s</sub> (Off)	5		pF typ	f = 1 MHz
C <sub>D</sub> (Off)	8		pF typ	f = 1 MHz
$C_D$ (On), $C_S$ (On)	8		pF typ	f = 1 MHz
POWER REQUIREMENTS				$V_{DD} = +5.5 \text{ V}, V_{SS} = -5.5 \text{ V}$
I <sub>DD</sub>	0.001		μA typ	Digital inputs = 0 V or 5.5 V
		1.0	μA max	Digital inputs = 0 V or 5.5 V
Iss	0.001		μA typ	Digital inputs = 0 V or 5.5 V
		1.0	μA max	Digital inputs = 0 V or 5.5 V

<sup>&</sup>lt;sup>1</sup> Guaranteed by design; not subject to production test.

### **SINGLE SUPPLY**

 $V_{DD} = 5~V \pm 10\%, V_{SS} = 0~V, GND = 0~V.~All~specifications ~-40^{\circ}C~to~+125^{\circ}C,~unless~otherwise~noted.$ 

Table 2.

Parameter	+25°C	-40°C to +85°C	-40°C to +125°C	Unit	Test Conditions/Comments
ANALOG SWITCH					
Analog Signal Range			$0V$ to $V_{DD}$	V	
					$V_{DD} = 4.5 \text{ V}, V_{SS} = 0 \text{ V}$
On Resistance, Ron	210			Ωtyp	$V_S = 3.5 \text{ V}, I_{DS} = -1 \text{ mA}, Figure 14$
	290	350	380	Ω max	$V_S = 3.5 \text{ V}, I_{DS} = -1 \text{ mA}, Figure 14$
On Resistance Match Between Channels, $\Delta R_{ON}$	3			Ω typ	$V_S = 3.5 \text{ V, } I_{DS} = -1 \text{ mA}$
		12	13	Ω max	$V_S = 3.5 \text{ V}, I_{DS} = -1 \text{ mA}$
LEAKAGE CURRENTS					$V_{DD} = 5.5 \text{ V}$
Source Off Leakage, Is (Off)	±0.01			nA typ	$V_S = 1 \text{ V}/4.5 \text{ V}, V_D = 4.5 \text{ V}/1 \text{ V},$ Figure 15
	±0.1	±0.25	±2	nA max	$V_S = 1 \text{ V}/4.5 \text{ V}, V_D = 4.5 \text{ V}/1 \text{ V},$ Figure 15
Drain Off Leakage, I <sub>D</sub> (Off)	±0.01			nA typ	$V_S = 1 \text{ V}/4.5 \text{ V}, V_D = 4.5 \text{ V}/1 \text{ V},$ Figure 15
	±0.1	±0.25	±2	nA max	$V_S = 1 \text{ V}/4.5 \text{ V}, V_D = 4.5 \text{ V}/1 \text{ V},$ Figure 15
Channel On Leakage, ID (On), IS (On)	±0.01			nA typ	$V_S = V_D = 4.5 \text{ V/1 V, Figure 16}$
3	±0.1	±0.25	±6	nA max	$V_S = V_D = 4.5 \text{ V/1 V, Figure 16}$
DIGITAL INPUTS					
Input High Voltage, V <sub>INH</sub>			2.4	V min	
Input Low Voltage, V <sub>INL</sub>			0.8	V max	
Input Current, I <sub>INL</sub> or I <sub>INH</sub>	0.005			μA typ	$V_{IN} = V_{INL} \text{ or } V_{INH}$
			±0.1	μA max	V <sub>IN</sub> = V <sub>INL</sub> or V <sub>INH</sub>
Digital Input Capacitance, C <sub>IN</sub>	2			pF typ	
DYNAMIC CHARACTERISTICS <sup>1</sup>					
Transition Time	90			ns typ	$V_{S1A} = 3 \text{ V}, V_{S1B} = 0 \text{ V}, R_L = 300 \Omega,$ $C_L = 35 \text{ pF, Figure 17}$
	150	185	210	ns max	$V_{S1A} = 3 \text{ V}, V_{S1B} = 0 \text{ V}, R_L = 300 \Omega,$ $C_L = 35 \text{ pF, Figure 17}$
ton Enable	135			ns typ	$R_L = 300 \Omega$ , $C_L = 35 pF$ , $V_S = 3 V$ , Figure 19
	180	235	275	ns max	$R_L = 300 \Omega$ , $C_L = 35 pF$ , $V_S = 3 V$ , Figure 19
t <sub>OFF</sub> Enable	70			ns typ	$R_L = 300 \Omega$ , $C_L = 35 pF$ , $V_S = 3 V$ , Figure 19
	105	120	135	ns max	$R_L = 300 \Omega$ , $C_L = 35 pF$ , $V_S = 3 V$ , Figure 19
Break-Before-Make Time Delay, t <sub>BBM</sub>	30			ns typ	$R_L = 300 \Omega$ , $C_L = 35 pF$ , $V_S = 3 V$ , Figure 18
			10	ns min	$R_L = 300 \Omega$ , $C_L = 35 pF$ , $V_S = 3 V$ , Figure 18
Charge Injection	0.3			pC typ	$V_S = 0 \text{ V, RS} = 0 \Omega, C_L = 1 \text{ nF,}$ Figure 20
Off Isolation	-60			dB typ	$R_L = 50 \Omega$ , $C_L = 5 pF$ , $f = 10 MHz$ , Figure 21
Channel-to-Channel Crosstalk	-65			dB typ	$R_L = 50 \Omega$ , $C_L = 5 pF$ , $f = 10 MHz$ , Figure 23
Bandwidth –3 dB	530			MHz typ	$R_L = 50 \Omega$ , $C_L = 5 pF$ , Figure 22
C <sub>s</sub> (Off)	5			pF typ	f = 1 MHz
C <sub>D</sub> (Off)	8			pF typ	f = 1 MHz
$C_D$ (On), $C_S$ (On)	8			pF typ	f = 1 MHz

Parameter	+25°C	-40°C to +85°C	-40°C to +125°C	Unit	Test Conditions/Comments
POWER REQUIREMENTS					$V_{DD} = 5.5 \text{ V}$
I <sub>DD</sub>	0.001			μA typ	Digital inputs = 0 V or 5.5 V
			1.0	μA max	Digital inputs = 0 V or 5.5 V

 $<sup>^{\</sup>mbox{\tiny $1$}}$  Guaranteed by design; not subject to production test.

 $V_{DD}$  = 3 V  $\pm$  10%,  $V_{SS}$  = 0 V, GND = 0 V. All specifications  $-40^{\circ}$ C to  $+125^{\circ}$ C, unless otherwise noted.

Table 3.

Parameter	+25°C	-40°C to +85°C	-40°C to +125°C	Unit	Test Conditions/Comments
ANALOG SWITCH					
Analog Signal Range			$0VtoV_{DD}$	V	
					$V_{DD} = 2.7 \text{ V, } V_{SS} = 0 \text{ V}$
On Resistance, Ron	380	420	460	Ωtyp	$V_S = 1.5 \text{ V, } I_{DS} = -1 \text{ mA, Figure } 14$
On Resistance Match Between Channels, $\Delta R_{\text{ON}}$			5	Ω typ	$V_S = 1.5 \text{ V}, I_{DS} = -1 \text{ mA}$
LEAKAGE CURRENTS					$V_{DD} = 3.3 \text{ V}$
Source Off Leakage, Is (Off)	±0.01			nA typ	$V_S = 1 \text{ V/3 V, } V_D = 3 \text{ V/1 V,}$ Figure 15
	±0.1	±0.25	±2	nA max	$V_S = 1 \text{ V/3 V, } V_D = 3 \text{ V/1 V,}$ Figure 15
Drain Off Leakage, I <sub>D</sub> (Off)	±0.01			nA typ	$V_S = 1 \text{ V/3 V, } V_D = 3 \text{ V/1 V,}$ Figure 15
	±0.1	±0.25	±2	nA max	$V_S = 1 \text{ V/3 V, } V_D = 3 \text{ V/1 V,}$ Figure 15
Channel On Leakage, $I_D$ (On), $I_S$ (On)	±0.01			nA typ	$V_S = V_D = 1 \text{ V/3 V, Figure 16}$
	±0.1	±0.25	±6	nA max	$V_S = V_D = 1 \text{ V/3 V, Figure 16}$
DIGITAL INPUTS					
Input High Voltage, V <sub>INH</sub>			2.0	V min	
Input Low Voltage, V <sub>INL</sub>			0.8	V max	
Input Current, I <sub>INL</sub> or I <sub>INH</sub>	0.005			μA typ	$V_{IN} = V_{INL}$ or $V_{INH}$
			±0.1	μA max	$V_{IN} = V_{INL} \text{ or } V_{INH}$
Digital Input Capacitance, C <sub>IN</sub>	2			pF typ	
DYNAMIC CHARACTERISTICS <sup>1</sup>					
Transition Time	170			ns typ	$V_{S1A} = 2 \text{ V}, V_{S1B} = 0 \text{ V}, R_L = 300 \Omega,$ $C_L = 35 \text{ pF, Figure 17}$
	320	390	450	ns max	$V_{S1A} = 2 \text{ V}, V_{S1B} = 0 \text{ V}, R_L = 300 \Omega,$ $C_L = 35 \text{ pF, Figure 17}$
t <sub>on</sub> Enable	250			ns typ	$R_L = 300 \Omega$ , $C_L = 35 \text{pF}$ , $V_S = 2 \text{V}$ , Figure 19
	360	460	530	ns max	$R_L = 300 \Omega$ , $C_L = 35 \text{pF}$ , $V_S = 2 \text{V}$ , Figure 19
t <sub>OFF</sub> Enable	110			ns typ	$R_L = 300 \Omega$ , $C_L = 35 pF$ , $V_S = 2 V$ , Figure 19
	175	205	230	ns max	$R_L = 300 \Omega$ , $C_L = 35 pF$ , $V_S = 2 V$ , Figure 19
Break-Before-Make Time Delay, t <sub>BBM</sub>	80			ns typ	$R_L = 300 \Omega$ , $C_L = 35 \text{pF}$ , $V_{S1} = 2 \text{V}$ , Figure 18
			10	ns min	$R_L = 300 \Omega$ , $C_L = 35 pF$ , $V_{51} = 2 V$ , Figure 18
Charge Injection	0.6			pC typ	$V_S = 0 \text{ V, } R_S = 0 \Omega, C_L = 1 \text{ nF,}$ Figure 20
Off Isolation	-60			dB typ	$R_L = 50 \Omega$ , $C_L = 5 pF$ , $f = 10 MHz$ , Figure 21
Channel-to-Channel Crosstalk	-65			dB typ	$R_L = 50 \Omega$ , $C_L = 5 pF$ , $f = 10 MHz$ , Figure 23
Bandwidth –3 dB	530			MHz typ	$R_L = 50 \Omega$ , $C_L = 5 pF$ , Figure 22
C <sub>s</sub> (Off)	5			pF typ	f = 1 MHz
C <sub>D</sub> (Off)	8			pF typ	f = 1 MHz
$C_D$ (On), $C_S$ (On)	8			pF typ	f = 1 MHz

Parameter	+25°C	-40°C to +85°C	-40°C to +125°C	Unit	Test Conditions/Comments
POWER REQUIREMENTS					V <sub>DD</sub> = 3.3 V
I <sub>DD</sub>	0.001			μA typ	Digital inputs = 0 V or 3.3 V
			1.0	μA max	Digital inputs = 0 V or 3.3 V

<sup>&</sup>lt;sup>1</sup> Guaranteed by design; not subject to production test.

### **ABSOLUTE MAXIMUM RATINGS**

 $T_A = 25$ °C, unless otherwise noted.

Table 4.

Table 4.	
Parameter	Rating
V <sub>DD</sub> to V <sub>SS</sub>	13 V
V <sub>DD</sub> to GND	−0.3 V to +6.5 V
V <sub>SS</sub> to GND	+0.3 V to -6.5 V
Analog Inputs <sup>1</sup>	$V_{SS} - 0.3 \text{ V to } V_{DD} + 0.3 \text{ V}$
Digital Inputs <sup>1</sup>	-0.3 V to V <sub>DD</sub> + 0.3 V or 30 mA, whichever occurs first
Peak Current, S or D (Pulsed at 1 ms, 10% Duty Cycle Maximum)	20 mA
Continuous Current, S or D	10 mA
Operating Temperature Range	−40°C to +125°C
Storage Temperature Range	−65°C to +150°C
Junction Temperature	150°C
TSSOP Package	
$\theta_{JA}$ Thermal Impedance	150°C/W
$\theta_{JC}$ Thermal Impedance	27°C/W
Lead Soldering	
Lead Temperature, Soldering (10 sec)	300°C
IR Reflow, Peak Temperature (<20 sec)	220°C
Pb-Free Soldering	
Reflow, Peak Temperature	260(+0/-5)°C
Time at Peak Temperature	20 sec to 40 sec

<sup>&</sup>lt;sup>1</sup> Overvoltages at EN, A0, A1, S, or D are clamped by internal diodes. Current should be limited to the maximum ratings given.

Stresses above those listed under Absolute Maximum Ratings may cause permanent damage to the device. This is a stress rating only; functional operation of the device at these or any other conditions above those indicated in the operational section of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

Only one absolute maximum rating may be applied at any one time.

### **ESD CAUTION**



**ESD** (electrostatic discharge) sensitive device. Charged devices and circuit boards can discharge without detection. Although this product features patented or proprietary protection circuitry, damage may occur on devices subjected to high energy ESD. Therefore, proper ESD precautions should be taken to avoid performance degradation or loss of functionality.

# PIN CONFIGURATION AND FUNCTION DESCRIPTIONS




Figure 2. Pin Configuration

**Table 5. Pin Function Descriptions** 

Pin number	Mnemonic	Description
1	A0	Digital Input (LSB).
2	EN	Active High Digital Input.
3	Vss	Negative Power Supply. For single-supply operation, connect this pin to GND.
4	S1A	Source Terminal. Can be an input or output.
5	S1B	Source Terminal. Can be an input or output.
6	D1	Drain Terminal. Can be an input or output.
7	NC	Not Electrically Connected.
8	NC	Not Electrically Connected.
9	D2	Drain Terminal. Can be an input or output.
10	S2B	Source Terminal. Can be an input or output.
11	S2A	Source Terminal. Can be an input or output.
12	$V_{DD}$	Positive Power Supply.
13	GND	Ground (0 V) Power Supply.
14	A1	Digital Input (MSB).

### Table 6. Truth Table

A1	A0	EN	On Switch
X <sup>1</sup>	X <sup>1</sup>	0	None
0	0	1	S1A, S2A
0	1	1	S1B, S2A
1	0	1	S1B, S2A S1A, S2B
1	1	1	S1B, S2B

 $<sup>^{1}</sup>$  X = logic state doesn't matter; it can be either 0 or 1.

## TYPICAL PERFORMANCE CHARACTERISTICS




Figure 3. On Resistance vs.  $V_D$  ( $V_S$ ), Dual Supply




Figure 6. On Resistance vs. V<sub>D</sub> (V<sub>S</sub>) for Different Temperatures, Single Supply




Figure 4. On Resistance vs.  $V_D$  ( $V_S$ ), Single Supply




Figure 7. Leakage Currents vs. Temperatures, Dual Supply




Figure 5. On Resistance vs.  $V_D$  ( $V_S$ ) for Different Temperatures, Dual Supply




Figure 8. Leakage Currents vs. Temperature, Single Supply

2754-008




Figure 9. Charge Injection vs. Source Voltage




Figure 10.  $t_{\text{ON}}/t_{\text{OFF}}$  Enable Timing vs. Temperature




Figure 11. Off Isolation vs. Frequency




Figure 12. Crosstalk vs. Frequency






Figure 13. On Response vs. Frequency

# **TEST CIRCUITS**








Figure 15. Off Leakage




Figure 16. On Leakage




Figure 17. Transition Time, trransition




Figure 18. Break-Before-Make Delay, tbbm




Figure 19. Enable Delay, ton (EN), toff (EN)




Figure 20. Charge Injection




Figure 21. Off Isolation





Figure 22. Bandwidth



 ${\it Figure~23. Channel-to-Channel~Crosstalk}$ 

### **TERMINOLOGY**

 $V_{DD}$ 

Most positive supply potential.

 $\mathbf{V}_{ss}$ 

Most negative power supply in a dual-supply application. In single-supply applications, this should be tied to ground at the device.

**GND** 

Ground (0 V) reference.

 $I_{DD}$ 

Positive supply current.

Iss

Negative supply current.

S

Source terminal. May be an input or output.

D

Drain terminal. May be an input or output.

Ron

Ohmic resistance between Terminal D and Terminal S.

 $\Delta R_{ON}$ 

On resistance match between any two channels (that is,  $R_{\rm ON}$  max –  $R_{\rm ON}$  min).

R<sub>FLAT(ON)</sub>

Flatness is defined as the difference between the maximum and minimum values of on resistance as measured over the specified analog signal range.

Is (Off)

Source leakage current with the switch off.

In (Off)

Drain leakage current with the switch off.

 $I_D$  (On),  $I_S$  (On)

Channel leakage current with the switch on.

 $V_D$ ,  $V_S$ 

Analog voltage on Terminal D and Terminal S.

 $V_{INL}$ 

Maximum input voltage for Logic 0.

 $V_{\text{INH}}$ 

Minimum input voltage for Logic 1.

INL(IINH)

Input current of the digital input.

Cs (Off)

Channel input capacitance for the off condition.

C<sub>D</sub> (Off)

Channel output capacitance for the off condition.

 $C_D$  (On),  $C_S$  (On)

On switch capacitance.

 $C_{IN}$ 

Digital input capacitance.

ton (EN)

Delay time between the 50% and 90% points of the digital input and the switch on condition.

toff (EN)

Delay time between the 50% and 90% points of the digital input and the switch off condition.

**t**transition

Delay time between the 50% and 90% points of the digital input and the switch on condition when switching from one address state to another.

trrm

Off time or on time measured between the 80% points of both switches when switching from one address state to another.

**Charge Injection** 

A measure of the glitch impulse transferred from the digital input to the analog output during switching.

Crosstalk

A measure of unwanted signal that is coupled through from one channel to another as a result of parasitic capacitance.

Off Isolation

A measure of unwanted signal coupling through an off switch.


Bandwidth

The frequency response of the on switch.

**Insertion Loss** 

Loss due to the on resistance of the switch.

### **OUTLINE DIMENSIONS**



COMPLIANT TO JEDEC STANDARDS MO-153-AB-1
CONTROLLING DIMENSIONS ARE IN MILLIMETERS; INCH DIMENSIONS
(IN PARENTHESES) ARE ROUNDED-OFF MILLIMETER EQUIVALENTS FOR
REFERENCE ONLY AND ARE NOT APPROPRIATE FOR USE IN DESIGN.

Figure 24. 14-Lead Thin Shrink Small Outline Package [TSSOP] (RU-14) Dimensions shown in millimeters and (inches)

### **ORDERING GUIDE**

Model	Temperature Range	Package Description	Package Option
ADG636YRU	−40°C to +125°C	14-Lead Thin Shrink Small Outline Package [TSSOP]	RU-14
ADG636YRU-REEL	−40°C to +125°C	14-Lead Thin Shrink Small Outline Package [TSSOP]	RU-14
ADG636YRUZ <sup>1</sup>	−40°C to +125°C	14-Lead Thin Shrink Small Outline Package [TSSOP]	RU-14
ADG636YRUZ-REEL <sup>1</sup>	−40°C to +125°C	14-Lead Thin Shrink Small Outline Package [TSSOP]	RU-14
ADG636YRUZ-REEL71	−40°C to +125°C	14-Lead Thin Shrink Small Outline Package [TSSOP]	RU-14

<sup>&</sup>lt;sup>1</sup> Z = RoHS Compliant Part.

