

# CMOS Low Voltage 2.5 Ω Dual SPDT Switch

**ADG736** 

### FEATURES

1.8 V to 5.5 V single supply Automotive temperature range: -40°C to +125°C 2.5 Ω (typical) on resistance Low on resistance flatness -3 dB bandwidth > 200 MHz Rail-to-rail operation 10-lead MSOP package Fast switching times toN: 16 ns toFF: 8 ns Typical power consumption (<0.01 μW) TTL-/CMOS-compatible

#### APPLICATIONS

USB 1.1 signal switching circuits Cell phones PDAs Battery-powered systems Communications systems Sample-and-hold systems Audio signal routing Audio and video switching Mechanical reed relay replacement

### **GENERAL DESCRIPTION**

The ADG736 is a monolithic device comprising two independently selectable CMOS single pole, double throw (SPDT) switches. These switches are designed using a submicron process that provides low power dissipation yet gives high switching speed, low on resistance, low leakage currents, and wide input signal bandwidth.


The on resistance profile is very flat over the full analog signal range. This ensures excellent linearity and low distortion when switching audio signals. Fast switching speed also makes the part suitable for video signal switching.

The ADG736 operates from a single 1.8 V to 5.5 V supply, making it ideally suited to portable and battery-powered instruments.

Each switch conducts equally well in both directions when on, and each has an input signal range that extends to the power supplies. The ADG736 exhibits break-before-make switching action.

The ADG736 is available in a 10-lead MSOP package.

### FUNCTIONAL BLOCK DIAGRAM



#### **PRODUCT HIGHLIGHTS**

- 1.8 V to 5.5 V Single-Supply Operation. The ADG736 offers high performance, including low on resistance and fast switching times. It is fully specified and guaranteed with 3 V and 5 V supply rails.
- 2. Very Low  $R_{ON}$  (4.5  $\Omega$  Maximum at 5 V, 8  $\Omega$  Maximum at 3 V). At a supply voltage of 1.8 V,  $R_{ON}$  is typically 35  $\Omega$  over the temperature range.
- 3. Low On Resistance Flatness.
- 4. -3 dB Bandwidth > 200 MHz.
- 5. Low Power Dissipation. CMOS construction ensures low power dissipation.
- 6. Fast ton/toff.
- 7. Break-Before-Make Switching Action.
- 8. 10-Lead MSOP Package.

#### Rev. C

Information furnished by Analog Devices is believed to be accurate and reliable. However, no responsibility is assumed by Analog Devices for its use, nor for any infringements of patents or other rights of third parties that may result from its use. Specifications subject to change without notice. No license is granted by implication or otherwise under any patent or patent rights of Analog Devices. Trademarks and registered trademarks are the property of their respective owners.

# TABLE OF CONTENTS

Features	1
Applications	1
General Description	1
Functional Block Diagram	1
Product Highlights	1
Revision History	2
Specifications	3
Absolute Maximum Ratings	5
ESD Caution	5

### 

### **REVISION HISTORY**

### 12/07—Rev. B to Rev. C

1/07—Rev. A to Rev. B	
Changes to Ordering Guide	12
Changes to Figure 4 and Figure 5	7
Changes to Features Section	1
Updated Temperature Range (Throughout)	1

Updated Format	Universal
Changes to Leakage Currents	
Changes to Leakage Currents	
Changes to Ordering Guide	12

0			 
Updated	Outline Dim	nensions	 

### 11/03—Rev. 0 to Rev. A

Renumbered Figures and TPCs	Universal
Change to Title	1
Changes to Applications	1
Changes to Absolute Maximum Ratings	
Changes to Ordering Guide	
Changes to Test Circuit 3	7
Changes to Outline Dimensions	

### **SPECIFICATIONS**

 $V_{\text{DD}}$  = 5 V  $\pm$  10%, GND = 0 V. All specifications –40°C to +125°C, unless otherwise noted.

### Table 1.

	B Version				
		-40°C to	-40°C to		
Parameter	25°C	+85°C	+125°C	Unit	<b>Test Conditions/Comments</b>
ANALOG SWITCH					
Analog Signal Range			$0 V$ to $V_{\text{DD}}$	V	
On Resistance (R <sub>ON</sub> )	2.5			Ωtyp	$V_s = 0 V$ to $V_{DD}$ , $I_{DS} = -10 mA$ ; see Figure 10
	4	4.5	7	Ωmax	
On Resistance Match Between Channels ( $\Delta R_{ON}$ )	0.1			Ωtyp	$V_{S} = 0 V$ to $V_{DD}$ , $I_{DS} = -10 \text{ mA}$
		0.4	0.4	Ωmax	
On Resistance Flatness (R <sub>FLAT (ON)</sub> )	0.5			Ω typ	$V_s = 0 V$ to $V_{DD}$ , $I_{DS} = -10 \text{ mA}$
		1.2	1.5	Ωmax	
LEAKAGE CURRENTS					$V_{DD} = 5.5 V$
Source Off Leakage I <sub>s</sub> (Off)	±0.01		1	nA typ	$V_s = 4.5 V/1 V$ , $V_D = 1 V/4.5 V$ ; see Figure 11
Channel On Leakage I <sub>D</sub> , Is (On)	±0.01		5	nA typ	$V_s = V_D = 1 V \text{ or } 4.5 V$ ; see Figure 12
DIGITAL INPUTS					
Input High Voltage, V <sub>INH</sub>		2.4	2.4	V min	
Input Low Voltage, V <sub>INL</sub>		0.8	0.8	V max	
Input Current, IINL or IINH	0.005			μA typ	$V_{IN} = V_{INL} \text{ or } V_{INH}$
		± 0.1	± 0.1	µA max	
DYNAMIC CHARACTERISTICS <sup>1</sup>					
ton	12			ns typ	$R_L=300~\Omega,~C_L=35~pF$
		16	16	ns max	V <sub>s</sub> = 3 V; see Figure 13
toff	5			ns typ	$R_L = 300 \ \Omega, C_L = 35 \ pF$
		8	8	ns max	$V_s = 3 V$ ; see Figure 13
Break-Before-Make Time Delay, t <sub>D</sub>	7			ns typ	$R_L = 300 \Omega, C_L = 35 pF$
		1	1	ns min	$V_{s1} = V_{s2} = 3 V$ ; see Figure 14
Off Isolation	-62			dB typ	$R_L = 50 \Omega$ , $C_L = 5 pF$ , $f = 10 MHz$
	-82			dB typ	$R_L = 50 \Omega$ , $C_L = 5 pF$ , $f = 1 MHz$ ; see Figure 15
Channel-to-Channel Crosstalk	-62			dB typ	$R_L = 50 \Omega$ , $C_L = 5 pF$ , $f = 10 MHz$
	-82			dB typ	$R_L = 50 \Omega$ , $C_L = 5 pF$ , $f = 1 MHz$ ; see Figure 16
Bandwidth (–3 dB)	200			MHz typ	$R_L = 50 \Omega$ , $C_L = 5 pF$ ; see Figure 17
Cs (Off)	9			pF typ	
C <sub>D</sub> , C <sub>s</sub> (On)	32			pF typ	
POWER REQUIREMENTS					$V_{DD} = 5.5 V$
I <sub>DD</sub>	0.001			μA typ	Digital inputs = 0 V or 5 V
		1.0	1.0	µA max	

<sup>1</sup> Guaranteed by design; not subject to production test.

 $V_{\text{DD}}$  = 3 V  $\pm$  10%, GND = 0 V. All specifications –40°C to +125°C, unless otherwise noted.

### Table 2.

	<b>B</b> Version				
Parameter	25°C	-40°C to +85°C	-40°C to +125°C	Unit	Test Conditions/Comments
ANALOG SWITCH					
Analog Signal Range			$0 V to V_{\text{DD}}$	V	
On Resistance (R <sub>ON</sub> )	5	5.5		Ω typ	$V_s = 0 V$ to $V_{DD}$ , $I_{Ds} = -10 mA$ ; see Figure 10
		8	12	Ωmax	See Figure 10
On Resistance Match Between Channels ( $\Delta R_{ON}$ )	0.1			Ωtyp	$V_s = 0 V$ to $V_{DD}$ , $I_{Ds} = -10 \text{ mA}$
		0.4	0.4	Ωmax	
On Resistance Flatness (R <sub>FLAT (ON)</sub> )		2.5	2.5	Ωtyp	$V_s = 0 V$ to $V_{DD}$ , $I_{Ds} = -10 \text{ mA}$
LEAKAGE CURRENTS					$V_{DD} = 3.3 V$
Source Off Leakage Is (Off)	±0.01		1	nA typ	$V_{s} = 3 V/1 V$ , $V_{D} = 1 V/3 V$ ; see Figure 11
Channel On Leakage I <sub>D</sub> , I <sub>s</sub> (On)	±0.01		5	nA typ	$V_s = V_D = 1 V \text{ or } 3 V$ ; see Figure 12
DIGITAL INPUTS					
Input High Voltage, V <sub>INH</sub>		2.0	2.4	V min	
Input Low Voltage, V <sub>INL</sub>		0.4	0.8	V max	
Input Current, I <sub>INL</sub> or I <sub>INH</sub>	0.005			μA typ	$V_{IN} = V_{INL} \text{ or } V_{INH}$
		±0.1	± 0.1	μA max	
DYNAMIC CHARACTERISTICS <sup>1</sup>					
ton	14			ns typ	$R_L = 300 \Omega, C_L = 35 pF$
		20	20	ns max	$V_s = 2 V$ ; see Figure 13
toff	6			ns typ	$R_L = 300 \ \Omega, C_L = 35 \ pF$
		10	10	ns max	V <sub>s</sub> = 2 V; see Figure 13
Break-Before-Make Time Delay, t <sub>D</sub>	7			ns typ	$R_L = 300 \ \Omega$ , $C_L = 35 \ pF$
		1	1	ns min	$V_{S1} = V_{S2} = 2 V$ ; see Figure 14
Off Isolation	-62			dB typ	$R_L = 50 \ \Omega$ , $C_L = 5 \ pF$ , $f = 10 \ MHz$
	-82			dB typ	$R_L = 50 \Omega$ , $C_L = 5 pF$ , $f = 1 MHz$ ; see Figure 15
Channel-to-Channel Crosstalk	-62			dB typ	$R_{\text{L}}=50~\Omega,C_{\text{L}}=5~\text{pF},f=10~\text{MHz}$
	-82			dB typ	$R_L = 50 \Omega$ , $C_L = 5 pF$ , $f = 1 MHz$ ; see Figure 16
Bandwidth (–3 dB)	200			MHz typ	$R_L = 50 \Omega$ , $C_L = 5 pF$ ; see Figure 17
C <sub>s</sub> (Off)	9			pF typ	
C <sub>D</sub> , C <sub>s</sub> (On)	32			pF typ	
POWER REQUIREMENTS					$V_{DD} = 3.3 V$
lod	0.001			μA typ	Digital inputs = 0 V or 3 V
		1.0	1.0	μA max	

<sup>1</sup> Guaranteed by design; not subject to production test.

### ABSOLUTE MAXIMUM RATINGS

 $T_A = 25^{\circ}C$ , unless otherwise noted.

#### Table 3.

1 4010 51	
Parameter	Rating
V <sub>DD</sub> to GND	–0.3 V to +6 V
Analog, Digital Inputs <sup>1</sup>	-0.3 V to V <sub>DD</sub> + 0.3 V or 30 mA, whichever occurs first
Continuous Current, S or D	30 mA
Peak Current, S or D	100 mA (Pulsed at 1 ms, 10% duty cycle maximum)
Operating Temperature Range	
Automotive	–40°C to +125°C
Storage Temperature Range	–65°C to +150°C
Junction Temperature	150°C
MSOP Package, Power Dissipation	315 mW
$\theta_{JA}$ Thermal Impedance	205°C/W
Lead Temperature (Soldering, 10 sec)	300°C
IR Reflow (Peak Temperature, <20 sec)	235°C
Lead-Free Reflow Soldering	
Peak Temperature	260(+0/-5)°C
Time at Peak Temperature	10 sec to 40 sec
ESD	2 kV

Stresses above those listed under Absolute Maximum Ratings may cause permanent damage to the device. This is a stress rating only; functional operation of the device at these or any other conditions above those indicated in the operational section of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

### **ESD CAUTION**



**ESD** (electrostatic discharge) sensitive device. Charged devices and circuit boards can discharge without detection. Although this product features patented or proprietary protection circuitry, damage may occur on devices subjected to high energy ESD. Therefore, proper ESD precautions should be taken to avoid performance degradation or loss of functionality.

<sup>1</sup> Overvoltages at IN, S, or D are clamped by internal diodes. Current should be limited to the maximum ratings given.

## **PIN CONFIGURATION AND FUNCTION DESCRIPTIONS**




Figure 2. Pin Configuration

#### **Table 4. Pin Function Descriptions**

Pin No.	Mnemonic	Description
1	IN1	Logic Control Input.
2	S1A	Source Terminal. May be an input or output.
3	GND	Ground (0 V) Reference.
4	S2A	Source Terminal. May be an input or output.
5	IN2	Logic Control Input.
6	D2	Drain Terminal. May be an input or output.
7	S2B	Source Terminal. May be an input or output.
8	V <sub>DD</sub>	Most Positive Power Supply Potential.
9	S1B	Source Terminal. May be an input or output.
10	D1	Drain Terminal. May be an input or output.

#### Table 5. Truth Table

Logic	Switch A	Switch B
0	Off	On
1	On	Off

### **TYPICAL PERFORMANCE CHARACTERISTICS**




Figure 3. On Resistance as a Function of  $V_D$  or  $V_S$  Single Supplies




Figure 4. On Resistance as a Function of  $V_{\rm D}$  or  $V_{\rm S}$  for Different Temperatures  $V_{\rm DD}$  = 3 V




Figure 5. On Resistance as a Function of  $V_D$  or  $V_S$  for Different Temperatures  $V_{DD} = 5 V$ 





Figure 6. Supply Current vs. Input Switching Frequency








Figure 9. Crosstalk vs. Frequency





Rev. C | Page 9 of 12

Figure 17. Bandwidth

### TERMINOLOGY

### Ron

Ohmic resistance between Terminal D and Terminal S.

### $\Delta R_{ON}$

On resistance match between any two channels; that is,  $R_{\rm ON}$  maximum –  $R_{\rm ON}$  minimum.

### $R_{\rm FLAT\,(ON)}$

Flatness is defined as the difference between the maximum and minimum value of on resistance as measured over the specified analog signal range.

Is (Off) Source leakage current with the switch off.

I<sub>D</sub>, I<sub>S</sub> (On) Channel leakage current with the switch on.

 $\mathbf{V}_{D}\left(\mathbf{V}s\right)$  Analog voltage on Terminal D and Terminal S.

Cs (Off) Off switch source capacitance.

### **С**<sub>D</sub>, **С**<sub>S</sub> (**On**) On switch capacitance.

### ton

Delay between applying the digital control input and the output switching on. See Figure 13.

### toff

Delay between applying the digital control input and the output switching off. See Figure 13.

### tD

Off time or on time measured between the 90% points of both switches, when switching from one address state to another. See Figure 14.

### Crosstalk

A measure of unwanted signal that is coupled from one channel to another as a result of parasitic capacitance.

### **Off Isolation**

A measure of unwanted signal coupling through an off switch.

### Bandwidth

The frequency at which the output is attenuated by -3 dB.

### **On Response**

The frequency response of the on switch.

### On Loss

The voltage drop across the on switch, seen on the on response vs. frequency plot (see Figure 7) as how many decibels (dB) the signal is away from 0 dB at very low frequencies.

# **APPLICATIONS INFORMATION**





Figure 18. Using the ADG736 to Select Between Two Video Signals

### **OUTLINE DIMENSIONS**



COMPLIANT TO JEDEC STANDARDS MO-187-BA

Figure 19. 10-Lead Mini Small Outline Package [MSOP] (RM-10) Dimensions shown in millimeters

### **ORDERING GUIDE**

Model	Temperature Range	Package Description	Package Option	Branding
ADG736BRM	-40°C to +125°C	10-Lead Mini Small Outline Package (MSOP)	RM-10	SAB
ADG736BRM-REEL	-40°C to +125°C	10-Lead Mini Small Outline Package (MSOP)	RM-10	SAB
ADG736BRM-REEL7	-40°C to +125°C	10-Lead Mini Small Outline Package (MSOP)	RM-10	SAB
ADG736BRMZ <sup>1</sup>	-40°C to +125°C	10-Lead Mini Small Outline Package (MSOP)	RM-10	SAB#
ADG736BRMZ-REEL <sup>1</sup>	-40°C to +125°C	10-Lead Mini Small Outline Package (MSOP)	RM-10	SAB#
ADG736BRMZ-REEL71	–40°C to +125°C	10-Lead Mini Small Outline Package (MSOP)	RM-10	SAB#

<sup>1</sup> Z = RoHS Compliant Part, # denotes RoHS compliant part may be top or bottom marked.



www.analog.com

Rev. C | Page 12 of 12