

PIC16F627A/628A/648A Data Sheet

Flash-Based, 8-Bit CMOS Microcontrollers with nanoWatt Technology

Note the following details of the code protection feature on Microchip devices:

- Microchip products meet the specification contained in their particular Microchip Data Sheet.
- Microchip believes that its family of products is one of the most secure families of its kind on the market today, when used in the intended manner and under normal conditions.
- There are dishonest and possibly illegal methods used to breach the code protection feature. All of these methods, to our
 knowledge, require using the Microchip products in a manner outside the operating specifications contained in Microchip's Data
 Sheets. Most likely, the person doing so is engaged in theft of intellectual property.
- · Microchip is willing to work with the customer who is concerned about the integrity of their code.
- Neither Microchip nor any other semiconductor manufacturer can guarantee the security of their code. Code protection does not
 mean that we are guaranteeing the product as "unbreakable."

Code protection is constantly evolving. We at Microchip are committed to continuously improving the code protection features of our products. Attempts to break Microchip's code protection feature may be a violation of the Digital Millennium Copyright Act. If such acts allow unauthorized access to your software or other copyrighted work, you may have a right to sue for relief under that Act.

Information contained in this publication regarding device applications and the like is provided only for your convenience and may be superseded by updates. It is your responsibility to ensure that your application meets with your specifications. MICROCHIP MAKES NO REPRESENTATIONS WARRANTIES OF ANY KIND WHETHER EXPRESS OR IMPLIED, WRITTEN OR ORAL, STATUTORY OR OTHERWISE, RELATED TO THE INFORMATION, INCLUDING BUT NOT LIMITED TO ITS CONDITION, QUALITY, PERFORMANCE, MERCHANTABILITY OR FITNESS FOR PURPOSE. Microchip disclaims all liability arising from this information and its use. Use of Microchip devices in life support and/or safety applications is entirely at the buyer's risk, and the buyer agrees to defend, indemnify and hold harmless Microchip from any and all damages, claims, suits, or expenses resulting from such use. No licenses are conveyed, implicitly or otherwise, under any Microchip intellectual property rights.

Trademarks

The Microchip name and logo, the Microchip logo, Accuron, dsPIC, KEELOQ, KEELOQ logo, microID, MPLAB, PIC, PICmicro, PICSTART, PRO MATE, PowerSmart, rfPIC, and SmartShunt are registered trademarks of Microchip Technology Incorporated in the U.S.A. and other countries.


AmpLab, FilterLab, Linear Active Thermistor, Migratable Memory, MXDEV, MXLAB, PS logo, SEEVAL, SmartSensor and The Embedded Control Solutions Company are registered trademarks of Microchip Technology Incorporated in the U.S.A.

Analog-for-the-Digital Age, Application Maestro, CodeGuard, dsPICDEM, dsPICDEM.net, dsPICworks, ECAN, ECONOMONITOR, FanSense, FlexROM, fuzzyLAB, In-Circuit Serial Programming, ICSP, ICEPIC, Mindi, MiWi, MPASM, MPLAB Certified logo, MPLIB, MPLINK, PICkit, PICDEM, PICDEM.net, PICLAB, PICtail, PowerCal, PowerInfo, PowerMate, PowerTool, REAL ICE, rfLAB, rfPICDEM, Select Mode, Smart Serial, SmartTel, Total Endurance, UNI/O, WiperLock and ZENA are trademarks of Microchip Technology Incorporated in the U.S.A. and other countries.

SQTP is a service mark of Microchip Technology Incorporated in the U.S.A.

All other trademarks mentioned herein are property of their respective companies.

© 2007, Microchip Technology Incorporated, Printed in the U.S.A., All Rights Reserved.



Microchip received ISO/TS-16949:2002 certification for its worldwide headquarters, design and wafer fabrication facilities in Chandler and Tempe, Arizona, Gresham, Oregon and Mountain View, California. The Company's quality system processes and procedures are for its PIC® MCUs and dsPIC® DSCs, KEELOQ® code hopping devices, Serial EEPROMs, microperipherals, nonvolatile memory and analog products. In addition, Microchip's quality system for the design and manufacture of development systems is ISO 9001:2000 certified.

QUALITY MANAGEMENT SYSTEM CERTIFIED BY DNV ISO/TS 16949:2002



18-pin Flash-Based, 8-Bit CMOS Microcontrollers with nanoWatt Technology

High-Performance RISC CPU:

- Operating speeds from DC 20 MHz
- · Interrupt capability
- 8-level deep hardware stack
- · Direct, Indirect and Relative Addressing modes
- 35 single-word instructions:
 - All instructions single cycle except branches

Special Microcontroller Features:

- Internal and external oscillator options:
 - Precision internal 4 MHz oscillator factory calibrated to ±1%
 - Low-power internal 48 kHz oscillator
 - External Oscillator support for crystals and resonators
- Power-saving Sleep mode
- · Programmable weak pull-ups on PORTB
- Multiplexed Master Clear/Input-pin
- Watchdog Timer with independent oscillator for reliable operation
- · Low-voltage programming
- In-Circuit Serial Programming[™] (via two pins)
- Programmable code protection
- Brown-out Reset
- · Power-on Reset
- Power-up Timer and Oscillator Start-up Timer
- Wide operating voltage range (2.0-5.5V)
- Industrial and extended temperature range
- High-Endurance Flash/EEPROM cell:
 - 100,000 write Flash endurance
 - 1,000,000 write EEPROM endurance
 - 40 year data retention

Low-Power Features:

- · Standby Current:
 - 100 nA @ 2.0V, typical
- Operating Current:
 - 12 μA @ 32 kHz, 2.0V, typical
 - 120 μA @ 1 MHz, 2.0V, typical
- · Watchdog Timer Current:
 - 1 μA @ 2.0V, typical
- Timer1 Oscillator Current:
 - 1.2 μA @ 32 kHz, 2.0V, typical
- Dual-speed Internal Oscillator:
 - Run-time selectable between 4 MHz and 48 kHz
 - 4 μs wake-up from Sleep, 3.0V, typical

Peripheral Features:

- 16 I/O pins with individual direction control
- · High current sink/source for direct LED drive
- · Analog comparator module with:
 - Two analog comparators
 - Programmable on-chip voltage reference (VREF) module
 - Selectable internal or external reference
 - Comparator outputs are externally accessible
- Timer0: 8-bit timer/counter with 8-bit programmable prescaler
- Timer1: 16-bit timer/counter with external crystal/ clock capability
- Timer2: 8-bit timer/counter with 8-bit period register, prescaler and postscaler
- Capture, Compare, PWM module:
 - 16-bit Capture/Compare
 - 10-bit PWM
- Addressable Universal Synchronous/Asynchronous Receiver/Transmitter USART/SCI

Device	Program Memory	Data M	lemory	1/0	ССР	USART	Comparators	Timers
Device	Flash (words)	SRAM (bytes)	EEPROM (bytes)	1/0	(PWM)	USAKI	Comparators	8/16-bit
PIC16F627A	1024	224	128	16	1	Υ	2	2/1
PIC16F628A	2048	224	128	16	1	Υ	2	2/1
PIC16F648A	4096	256	256	16	1	Υ	2	2/1

Pin Diagrams




Table of Contents

1.0	General Description	5
2.0	PIC16F627A/628A/648A Device Varieties	7
3.0	Architectural Overview	9
4.0	Memory Organization	. 15
5.0	VO Ports	. 31
6.0	Timer0 Module	. 45
7.0	Timer1 Module	. 48
8.0	Timer2 Module	. 52
9.0	Capture/Compare/PWM (CCP) Module	. 55
10.0	Comparator Module	. 61
11.0	Voltage Reference Module	. 67
12.0	Universal Synchronous Asynchronous Receiver Transmitter (USART) Module	. 71
13.0		
14.0	Special Features of the CPU	. 95
15.0	Instruction Set Summary	115
16.0	Development Support	129
17.0	Electrical Specifications	133
18.0	DC and AC Characteristics Graphs and Tables	149
19.0	Packaging Information	161
Appe	ndix A: Revision History	167
Appe	ndix B: Device Differences	167
Appe	ndix C: Device Migrations - PIC16C63/65A/73A/74A -> PIC16C63A/65B/73B/74B	168
Appe	ndix D: Migration from Baseline to Mid-Range Devices	168
	/licrochip Web Site	
Custo	omer Change Notification Service	169
Custo	omer Support	169
Read	er Response	170
Drodi	uct Identification System	175

TO OUR VALUED CUSTOMERS

It is our intention to provide our valued customers with the best documentation possible to ensure successful use of your Microchip products. To this end, we will continue to improve our publications to better suit your needs. Our publications will be refined and enhanced as new volumes and updates are introduced.

If you have any questions or comments regarding this publication, please contact the Marketing Communications Department via E-mail at **docerrors@microchip.com** or fax the **Reader Response Form** in the back of this data sheet to (480) 792-4150. We welcome your feedback.

Most Current Data Sheet

To obtain the most up-to-date version of this data sheet, please register at our Worldwide Web site at:

http://www.microchip.com

You can determine the version of a data sheet by examining its literature number found on the bottom outside corner of any page. The last character of the literature number is the version number, (e.g., DS30000A is version A of document DS30000).

Errata

An errata sheet, describing minor operational differences from the data sheet and recommended workarounds, may exist for current devices. As device/documentation issues become known to us, we will publish an errata sheet. The errata will specify the revision of silicon and revision of document to which it applies.

To determine if an errata sheet exists for a particular device, please check with one of the following:

- Microchip's Worldwide Web site; http://www.microchip.com
- Your local Microchip sales office (see last page)

When contacting a sales office, please specify which device, revision of silicon and data sheet (include literature number) you are using.

Customer Notification System

Register on our web site at www.microchip.com to receive the most current information on all of our products.

NOTES:

1.0 GENERAL DESCRIPTION

The PIC16F627A/628A/648A are 18-pin Flash-based members of the versatile PIC16F627A/628A/648A family of low-cost, high-performance, CMOS, fully-static, 8-bit microcontrollers.

All PIC® microcontrollers employ an advanced RISC architecture. The PIC16F627A/628A/648A have enhanced core features, an eight-level deep stack, and multiple internal and external interrupt sources. The separate instruction and data buses of the Harvard architecture allow a 14-bit wide instruction word with the separate 8-bit wide data. The two-stage instruction pipeline allows all instructions to execute in a single-cycle, except for program branches (which require two cycles). A total of 35 instructions (reduced instruction set) are available, complemented by a large register set.

PIC16F627A/628A/648A microcontrollers typically achieve a 2:1 code compression and a 4:1 speed improvement over other 8-bit microcontrollers in their class.

PIC16F627A/628A/648A devices have integrated features to reduce external components, thus reducing system cost, enhancing system reliability and reducing power consumption.

The PIC16F627A/628A/648A has 8 oscillator configurations. The single-pin RC oscillator provides a low-cost solution. The LP oscillator minimizes power consumption, XT is a standard crystal, and INTOSC is a self-contained precision two-speed internal oscillator.

The HS mode is for High-Speed crystals. The EC mode is for an external clock source.

The Sleep (Power-down) mode offers power savings. Users can wake-up the chip from Sleep through several external interrupts, internal interrupts and Resets.

A highly reliable Watchdog Timer with its own on-chip RC oscillator provides protection against software lock-up.

Table 1-1 shows the features of the PIC16F627A/628A/648A mid-range microcontroller family.

A simplified block diagram of the PIC16F627A/628A/648A is shown in Figure 3-1.

The PIC16F627A/628A/648A series fits in applications ranging from battery chargers to low power remote sensors. The Flash technology makes customizing application programs (detection levels, pulse generation, timers, etc.) extremely fast and convenient. The small footprint packages makes this microcontroller series ideal for all applications with space limitations. Low cost, low power, high performance, ease of use and I/O flexibility make the PIC16F627A/628A/648A very versatile.

1.1 Development Support

The PIC16F627A/628A/648A family is supported by a full-featured macro assembler, a software simulator, an in-circuit emulator, a low cost in-circuit debugger, a low cost development programmer and a full-featured programmer. A Third Party "C" compiler support tool is also available.

TABLE 1-1: PIC16F627A/628A/648A FAMILY OF DEVICES

		PIC16F627A	PIC16F628A	PIC16F648A	PIC16LF627A	PIC16LF628A	PIC16LF648A
Clock	Maximum Frequency of Operation (MHz)	20	20	20	20	20	20
	Flash Program Memory (words)	1024	2048	4096	1024	2048	4096
Memory	RAM Data Memory (bytes)	224	224	256	224	224	256
	EEPROM Data Memory (bytes)	128	128	256	128	128	256
	Timer module(s)	TMR0, TMR1, TMR2					
	Comparator(s)	2	2	2	2	2	2
Peripherals	Capture/Compare/ PWM modules	1	1	1	1	1	1
	Serial Communications	USART	USART	USART	USART	USART	USART
	Internal Voltage Reference	Yes	Yes	Yes	Yes	Yes	Yes
	Interrupt Sources	10	10	10	10	10	10
	I/O Pins	16	16	16	16	16	16
Features	Voltage Range (Volts)	3.0-5.5	3.0-5.5	3.0-5.5	2.0-5.5	2.0-5.5	2.0-5.5
	Brown-out Reset	Yes	Yes	Yes	Yes	Yes	Yes
	Packages	18-pin DIP, SOIC, 20-pin SSOP, 28-pin QFN					

All PIC® family devices have Power-on Reset, selectable Watchdog Timer, selectable code-protect and high I/O current capability. All PIC16F627A/628A/648A family devices use serial programming with clock pin RB6 and data pin RB7.

NOTES:

2.0 PIC16F627A/628A/648A DEVICE VARIETIES

A variety of frequency ranges and packaging options are available. Depending on application and production requirements, the proper device option can be selected using the information in the PIC16F627A/628A/648A Product Identification System, at the end of this data sheet. When placing orders, please use this page of the data sheet to specify the correct part number.

2.1 Flash Devices

Flash devices can be erased and re-programmed electrically. This allows the same device to be used for prototype development, pilot programs and production.

A further advantage of the electrically erasable Flash is that it can be erased and reprogrammed in-circuit, or by device programmers, such as Microchip's PICSTART® Plus or PRO MATE® II programmers.

2.2 Quick-Turnaround-Production (QTP) Devices

Microchip offers a QTP Programming Service for factory production orders. This service is made available for users who chose not to program a medium to high quantity of units and whose code patterns have stabilized. The devices are standard Flash devices, but with all program locations and configuration options already programmed by the factory. Certain code and prototype verification procedures apply before production shipments are available. Please contact your Microchip Technology sales office for more details.

2.3 Serialized Quick-Turnaround-Production (SQTPSM) Devices

Microchip offers a unique programming service where a few user-defined locations in each device are programmed with different serial numbers. The serial numbers may be random, pseudo-random or sequential.

Serial programming allows each device to have a unique number, which can serve as an entry-code, password or ID number.

NOTES:

3.0 ARCHITECTURAL OVERVIEW

The high performance of the PIC16F627A/628A/648A family can be attributed to a number of architectural features commonly found in RISC microprocessors. To begin with, the PIC16F627A/628A/648A uses a Harvard architecture in which program and data are accessed from separate memories using separate busses. This improves bandwidth over traditional Von Neumann architecture where program and data are fetched from the same memory. Separating program and data memory further allows instructions to be sized differently than 8-bit wide data word. Instruction opcodes are 14-bits wide making it possible to have all single-word instructions. A 14-bit wide program memory access bus fetches a 14-bit instruction in a single cycle. A two-stage pipeline overlaps fetch and execution of instructions. Consequently, all instructions (35) execute in a single-cycle (200 ns @ 20 MHz) except for program branches.

Table 3-1 lists device memory sizes (Flash, Data and EEPROM).

TABLE 3-1: DEVICE MEMORY LIST

	Memory							
Device	Flash Program	RAM Data	EEPROM Data					
PIC16F627A	1024 x 14	224 x 8	128 x 8					
PIC16F628A	2048 x 14	224 x 8	128 x 8					
PIC16F648A	4096 x 14	256 x 8	256 x 8					
PIC16LF627A	1024 x 14	224 x 8	128 x 8					
PIC16LF628A	2048 x 14	224 x 8	128 x 8					
PIC16LF648A	4096 x 14	256 x 8	256 x 8					

The PIC16F627A/628A/648A can directly or indirectly address its register files or data memory. All Special Function Registers (SFR), including the program counter, are mapped in the data memory. The PIC16F627A/628A/648A have an orthogonal (symmetrical) instruction set that makes it possible to carry out any operation, on any register, using any addressing mode. This symmetrical nature and lack of 'special optimal situations' makes programming with the PIC16F627A/628A/648A simple yet efficient. In addition, the learning curve is reduced significantly.

The PIC16F627A/628A/648A devices contain an 8-bit ALU and working register. The ALU is a general purpose arithmetic unit. It performs arithmetic and Boolean functions between data in the working register and any register file.

The ALU is 8-bits wide and capable of addition, subtraction, shift and logical operations. Unless otherwise mentioned, arithmetic operations are two's complement in nature. In two-operand instructions, typically one operand is the working register (W register). The other operand is a file register or an immediate constant. In single operand instructions, the operand is either the W register or a file register.

The W register is an 8-bit working register used for ALU operations. It is not an addressable register.

Depending on the instruction executed, the ALU may affect the values of the Carry (C), Digit Carry (DC), and Zero (Z) bits in the Status Register. The C and DC bits operate as $\overline{\text{Borrow}}$ and $\overline{\text{Digit}}$ $\overline{\text{Borrow}}$ out bits, respectively, in subtraction. See the SUBLW and SUBWF instructions for examples.

A simplified block diagram is shown in Figure 3-1, and a description of the device pins in Table 3-2.

Two types of data memory are provided on the PIC16F627A/628A/648A devices. Nonvolatile EEPROM data memory is provided for long term storage of data, such as calibration values, look-up table data, and any other data which may require periodic updating in the field. These data types are not lost when power is removed. The other data memory provided is regular RAM data memory. Regular RAM data memory is provided for temporary storage of data during normal operation. Data is lost when power is removed.

FIGURE 3-1: BLOCK DIAGRAM




TABLE 3-2: PIC16F627A/628A/648A PINOUT DESCRIPTION

Name	Function	Input Type	Output Type	Description
RA0/AN0	RA0	ST	CMOS	Bidirectional I/O port
	AN0	AN	_	Analog comparator input
RA1/AN1	RA1	ST	CMOS	Bidirectional I/O port
	AN1	AN	_	Analog comparator input
RA2/AN2/VREF	RA2	ST	CMOS	Bidirectional I/O port
	AN2	AN	_	Analog comparator input
	VREF	_	AN	VREF output
RA3/AN3/CMP1	RA3	ST	CMOS	Bidirectional I/O port
	AN3	AN	_	Analog comparator input
	CMP1	_	CMOS	Comparator 1 output
RA4/T0CKI/CMP2	RA4	ST	OD	Bidirectional I/O port
	T0CKI	ST	_	Timer0 clock input
	CMP2	_	OD	Comparator 2 output
RA5/MCLR/VPP	RA5	ST	_	Input port
	MCLR	ST	_	Master clear. When configured as MCLR, this pin is an active low Reset to the device. Voltage on MCLR/VPP must not exceed VDD during normal device operation.
	VPP		_	Programming voltage input
RA6/OSC2/CLKOUT	RA6	ST	CMOS	Bidirectional I/O port
	OSC2	_	XTAL	Oscillator crystal output. Connects to crystal or resonator in Crystal Oscillator mode.
	CLKOUT	_	CMOS	In RC/INTOSC mode, OSC2 pin can output CLKOUT, which has 1/4 the frequency of OSC1.
RA7/OSC1/CLKIN	RA7	ST	CMOS	Bidirectional I/O port
	OSC1	XTAL	_	Oscillator crystal input
	CLKIN	ST	_	External clock source input. RC biasing pin.
RB0/INT	RB0	TTL	CMOS	Bidirectional I/O port. Can be software programmed for internal weak pull-up.
	INT	ST	_	External interrupt
RB1/RX/DT	RB1	TTL	CMOS	Bidirectional I/O port. Can be software programmed for internal weak pull-up.
	RX	ST	_	USART receive pin
	DT	ST	CMOS	Synchronous data I/O
RB2/TX/CK	RB2	TTL	CMOS	Bidirectional I/O port. Can be software programmed for internal weak pull-up.
	TX	_	CMOS	USART transmit pin
	CK	ST	CMOS	Synchronous clock I/O
RB3/CCP1	RB3	TTL	CMOS	Bidirectional I/O port. Can be software programmed for internal weak pull-up.
	CCP1	ST	CMOS	Capture/Compare/PWM I/O

Legend: O = Output CMOS = CMOS Output P = Power

— = Not used I = Input ST = Schmitt Trigger Input

TTL = TTL Input OD = Open Drain Output AN = Analog

TABLE 3-2: PIC16F627A/628A/648A PINOUT DESCRIPTION (CONTINUED)

Name	Function	Input Type	Output Type	Description
RB4/PGM	RB4	TTL	CMOS	Bidirectional I/O port. Interrupt-on-pin change. Can be software programmed for internal weak pull-up.
	PGM	ST	_	Low-voltage programming input pin. When low-voltage programming is enabled, the interrupt-on-pin change and weak pull-up resistor are disabled.
RB5	RB5	TTL	CMOS	Bidirectional I/O port. Interrupt-on-pin change. Can be software programmed for internal weak pull-up.
RB6/T1OSO/T1CKI/PGC	RB6	TTL	CMOS	Bidirectional I/O port. Interrupt-on-pin change. Can be software programmed for internal weak pull-up.
	T1OSO	_	XTAL	Timer1 oscillator output
	T1CKI	ST	_	Timer1 clock input
	PGC	ST	_	ICSP™ programming clock
RB7/T1OSI/PGD	RB7	TTL	CMOS	Bidirectional I/O port. Interrupt-on-pin change. Can be software programmed for internal weak pull-up.
	T1OSI	XTAL	_	Timer1 oscillator input
	PGD	ST	CMOS	ICSP data I/O
Vss	Vss	Power	_	Ground reference for logic and I/O pins
VDD	Vdd	Power	_	Positive supply for logic and I/O pins

Legend: O = Output CMOS = CMOS Output P = Power

— = Not used I = Input ST = Schmitt Trigger Input

TTL = TTL Input OD = Open Drain Output AN = Analog

3.1 Clocking Scheme/Instruction Cycle

The clock input (RA7/OSC1/CLKIN pin) is internally divided by four to generate four non-overlapping quadrature clocks namely Q1, Q2, Q3 and Q4. Internally, the Program Counter (PC) is incremented every Q1, the instruction is fetched from the program memory and latched into the instruction register in Q4. The instruction is decoded and executed during the following Q1 through Q4. The clocks and instruction execution flow is shown in Figure 3-2.


3.2 Instruction Flow/Pipelining

An instruction cycle consists of four Q cycles (Q1, Q2, Q3 and Q4). The instruction fetch and execute are pipelined such that fetch takes one instruction cycle while decode and execute takes another instruction cycle. However, due to the pipelining, each instruction effectively executes in one cycle. If an instruction causes the program counter to change (e.g., GOTO) then two cycles are required to complete the instruction (Example 3-1).


A fetch cycle begins with the program counter incrementing in Q1.

In the execution cycle, the fetched instruction is latched into the Instruction Register (IR) in cycle Q1. This instruction is then decoded and executed during the Q2, Q3 and Q4 cycles. Data memory is read during Q2 (operand read) and written during Q4 (destination write).

FIGURE 3-2: CLOCK/INSTRUCTION CYCLE



EXAMPLE 3-1: INSTRUCTION PIPELINE FLOW



All instructions are single cycle except for any program branches. These take two cycles since the fetch instruction is "flushed" from the pipeline while the new instruction is being fetched and then executed.


NOTES:

4.0 MEMORY ORGANIZATION

4.1 Program Memory Organization

The PIC16F627A/628A/648A has a 13-bit program counter capable of addressing an 8K x 14 program memory space. Only the first 1K x 14 (0000h-03FFh) for the PIC16F627A, 2K x 14 (0000h-07FFh) for the PIC16F628A and 4K x 14 (0000h-0FFFh) for the PIC16F648A are physically implemented. Accessing a location above these boundaries will cause a wraparound within the first 1K x 14 space (PIC16F627A), 2K x 14 space (PIC16F628A) or 4K x 14 space (PIC16F648A). The Reset vector is at 0000h and the interrupt vector is at 0004h (Figure 4-1).

FIGURE 4-1: PROGRAM MEMORY MAP AND STACK



4.2 Data Memory Organization

The data memory (Figure 4-2 and Figure 4-3) is partitioned into four banks, which contain the General Purpose Registers (GPRs) and the Special Function Registers (SFRs). The SFRs are located in the first 32 locations of each bank. There are General Purpose Registers implemented as static RAM in each bank. Table 4-1 lists the General Purpose Register available in each of the four banks.

TABLE 4-1: GENERAL PURPOSE STATIC RAM REGISTERS

	PIC16F627A/628A	PIC16F648A
Bank0	20-7Fh	20-7Fh
Bank1	A0h-FF	A0h-FF
Bank2	120h-14Fh, 170h-17Fh	120h-17Fh
Bank3	1F0h-1FFh	1F0h-1FFh

Addresses F0h-FFh, 170h-17Fh and 1F0h-1FFh are implemented as common RAM and mapped back to addresses 70h-7Fh.

Table 4-2 lists how to access the four banks of registers via the Status register bits RP1 and RP0.

TABLE 4-2: ACCESS TO BANKS OF REGISTERS

Bank	RP1	RP0
0	0	0
1	0	1
2	1	0
3	1	1

4.2.1 GENERAL PURPOSE REGISTER FILE

The register file is organized as 224 x 8 in the PIC16F627A/628A and 256 x 8 in the PIC16F648A. Each is accessed either directly or indirectly through the File Select Register (FSR), See **Section 4.4** "Indirect Addressing, INDF and FSR Registers".

FIGURE 4-2: DATA MEMORY MAP OF THE PIC16F627A AND PIC16F628A

Indirect addr. (1)	001-	Indirect addr.(1)]	Indirect addr. (1)	100h	Indirect addr.(1)]
	00h		80h		-		180
TMR0	01h	OPTION	81h	TMR0	101h	OPTION	18
PCL	02h	PCL	82h	PCL STATUS	102h 103h	PCL	182
STATUS	03h	STATUS	83h	FSR	103h	STATUS	18
FSR	04h	FSR	84h	FOR	104H 105h	FSR	18
PORTA	05h	TRISA	85h	PORTB	105h	TRISB	18
PORTB	06h	TRISB	86h	PORTB	100H	TRISB	18
	07h		87h		10711 108h		18
	08h		88h				18
DOL ATU	09h		89h	DOLATII.	109h	DOL ATL	18
PCLATH	0Ah	PCLATH	8Ah	PCLATH	10Ah	PCLATH	18
INTCON	0Bh	INTCON	8Bh	INTCON	10Bh	INTCON	18
PIR1	0Ch	PIE1	8Ch		10Ch		18
	0Dh		8Dh		10Dh		18
TMR1L	0Eh	PCON	8Eh		10Eh		18
TMR1H	0Fh		8Fh		10Fh		18
T1CON	10h		90h				
TMR2	11h		91h				
T2CON	12h	PR2	92h				
	13h		93h				
	14h		94h				
CCPR1L	15h		95h				
CCPR1H	16h		96h				
CCP1CON	17h		97h				
RCSTA	18h	TXSTA	98h				
TXREG	19h	SPBRG	99h				
RCREG	1Ah	EEDATA	9Ah				
	1Bh	EEADR	9Bh				
	1Ch	EECON1	9Ch				
	1Dh	EECON2 ⁽¹⁾	9Dh				
	1Eh		9Eh				
CMCON	1Fh	VRCON	9Fh		11Fh		
	20h		A0h	General	120h		
General		General		Purpose Register			
Purpose		Purpose		48 Bytes	14Fh		
Register		Register 80 Bytes			150h		
80 Bytes							
	6Fh		EFh		16Fh		1E
	70h	0000000	F0h	3000000	170h	3000000	1F
16 Bytes		accesses 70h-7Fh		accesses 70h-7Fh	1	accesses 70h-7Fh	
	7Fh	7011-7111	FFh	7 3 71 11	17Fh		1F
Bank 0	- //!!	Bank 1	- 1111	Bank 2		Bank 3	- 11

FIGURE 4-3: DATA MEMORY MAP OF THE PIC16F648A

Indirect addr.(1)	00h	Indirect addr.(1)	80h	Indirect addr.(1)	100h	Indirect addr.(1)
TMR0	01h	OPTION	81h	TMR0	101h	OPTION
PCL	02h	PCL	82h	PCL	102h	PCL
STATUS	03h	STATUS	83h	STATUS	103h	STATUS
FSR	04h	FSR	84h	FSR	104h	FSR
PORTA	05h	TRISA	85h		105h	
PORTB	06h	TRISB	86h	PORTB	106h	TRISB
	07h		87h		107h	
	08h		88h		108h	
	09h		89h		109h	
PCLATH	0Ah	PCLATH	8Ah	PCLATH	10Ah	PCLATH
INTCON	0Bh	INTCON	8Bh	INTCON	10Bh	INTCON
PIR1	0Ch	PIE1	8Ch		10Ch	
	0Dh		8Dh		10Dh	
TMR1L	0Eh	PCON	8Eh		10Eh	
TMR1H	0Fh		8Fh		10Fh	
T1CON	10h		90h			
TMR2	11h		91h			
T2CON	12h	PR2	92h			
	13h		93h			
	14h		94h			
CCPR1L	15h		95h			
CCPR1H	16h		96h			
CCP1CON	17h		97h			
RCSTA	18h	TXSTA	98h			
TXREG	19h	SPBRG	99h			
RCREG	1Ah	EEDATA	9Ah			
	1Bh	EEADR	9Bh			
	1Ch	EECON1	9Ch			
	1Dh	EECON2 ⁽¹⁾	9Dh			
	1Eh		9Eh			
CMCON	1Fh	VRCON	9Fh		11Fh	
	20h		A0h		120h	
General		General		General		
Purpose Register		Purpose Register		Purpose Register		
-		80 Bytes		80 Bytes		
80 Bytes						
	6Fh		EFh		16Fh	
16 D. +a -	70h	accesses	F0h	accesses	170h	accesses
16 Bytes		70h-7Fh		70h-7Fh		70h-7Fh
	7Fh		FFh		17Fh	
Bank 0		Bank 1		Bank 2		Bank 3

4.2.2 SPECIAL FUNCTION REGISTERS

The SFRs are registers used by the CPU and Peripheral functions for controlling the desired operation of the device (Table 4-3). These registers are static RAM.

The special registers can be classified into two sets (core and peripheral). The SFRs associated with the "core" functions are described in this section. Those related to the operation of the peripheral features are described in the section of that peripheral feature.

TABLE 4-3: SPECIAL REGISTERS SUMMARY BANKO

Address	Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Value on POR Reset ⁽¹⁾	Details on Page
Bank 0											
00h	INDF	Addressi	ng this location	n uses conte	ents of FSR t	o address da	ta memory ((not a physic	al register)	xxxx xxxx	28
01h	TMR0	Timer0 M	lodule's Regi	ster						xxxx xxxx	45
02h	PCL	Program	Counter's (P	C) Least Sig	nificant Byte					0000 0000	28
03h	STATUS	IRP	RP1	RP0	TO	PD	Z	DC	С	0001 1xxx	22
04h	FSR	Indirect D	Data Memory	Address Poi	nter		•			xxxx xxxx	28
05h	PORTA	RA7	RA6	RA5	RA4	RA3	RA2	RA1	RA0	xxxx 0000	31
06h	PORTB	RB7	RB6	RB5	RB4	RB3	RB2	RB1	RB0	xxxx xxxx	36
07h	_	Unimpler	nented			•				_	_
08h	_	Unimpler	nented							_	_
09h	_	Unimpler	nented							_	_
0Ah	PCLATH	_	_	_	Write Buffer	r for upper 5	bits of Progr	am Counter		0 0000	28
0Bh	INTCON	GIE	PEIE	T0IE	INTE	RBIE	T0IF	INTF	RBIF	0000 000x	24
0Ch	PIR1	EEIF	CMIF	RCIF	TXIF	_	CCP1IF	TMR2IF	TMR1IF	0000 -000	26
0Dh	_	Unimplen	mented							_	_
0Eh	TMR1L	Holding F	Register for th	e Least Sigr	nificant Byte o	of the 16-bit T	MR1 Regist	ter		xxxx xxxx	48
0Fh	TMR1H	Holding F	Register for th	e Most Sign	ificant Byte o	f the 16-bit T	MR1 Registe	er		xxxx xxxx	48
10h	T1CON	_	_	T1CKPS1	T1CKPS0	T1OSCEN	T1SYNC	TMR1CS	TMR10N	00 0000	48
11h	TMR2	TMR2 Mo	odule's Regis	ter						0000 0000	52
12h	T2CON	_	TOUTPS3	TOUTPS2	TOUTPS1	TOUTPS0	TMR2ON	T2CKPS1	T2CKPS0	-000 0000	52
13h	_	Unimplen	mented							_	_
14h	_	Unimplen	mented							_	_
15h	CCPR1L	Capture/0	Compare/PW	M Register (LSB)					xxxx xxxx	55
16h	CCPR1H	Capture/0	Compare/PW	M Register (MSB)					xxxx xxxx	55
17h	CCP1CON	_	_	CCP1X	CCP1Y	CCP1M3	CCP1M2	CCP1M1	CCP1M0	00 0000	55
18h	RCSTA	SPEN	RX9	SREN	CREN	ADEN	FERR	OERR	RX9D	0000 000x	72
19h	TXREG	USART T	ransmit Data	Register						0000 0000	77
1Ah	RCREG	USART F	Receive Data	Register						0000 0000	80
1Bh	_	Unimpler	mented							_	_
1Ch	_	Unimplen	mented							_	_
1Dh	_	Unimplen	mented							_	_
1Eh	_	Unimpler	nented							_	_
1Fh	CMCON	C2OUT	C1OUT	C2INV	C1INV	CIS	CM2	CM1	CM0	0000 0000	61

Legend: - = Unimplemented locations read as '0', u = unchanged, x = unknown, q = value depends on condition, shaded = unimplemented

Note 1: For the initialization condition for registers tables, refer to Table 14-6 and Table 14-7.

TABLE 4-4: SPECIAL FUNCTION REGISTERS SUMMARY BANK1

Address	Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Value on POR Reset ⁽¹⁾	Details on Page
Bank 1											
80h	INDF	Addressing register)	Addressing this location uses contents of FSR to address data memory (not a physical register)								28
81h	OPTION	RBPU	INTEDG	T0CS	T0SE	PSA	PS2	PS1	PS0	1111 1111	23
82h	PCL	Program C	ounter's (PC)	Least Signi	ficant Byte					0000 0000	28
83h	STATUS	IRP	RP1	RP0	TO	PD	Z	DC	С	0001 1xxx	22
84h	FSR	Indirect Da	ita Memory Ad	dress Point	er	•	•	•	•	xxxx xxxx	28
85h	TRISA	TRISA7	TRISA6	TRISA5	TRISA4	TRISA3	TRISA2	TRISA1	TRISA0	1111 1111	31
86h	TRISB	TRISB7	TRISB6	TRISB5	TRISB4	TRISB3	TRISB2	TRISB1	TRISB0	1111 1111	36
87h	_	Unimpleme	ented							_	_
88h	_	Unimpleme	ented							_	_
89h	_	Unimpleme	ented							_	_
8Ah	PCLATH	_	_	_	Write Buffe	er for upper	5 bits of Pro	gram Counte	er	0 0000	28
8Bh	INTCON	GIE	PEIE	TOIE	INTE	RBIE	T0IF	INTF	RBIF	0000 000x	24
8Ch	PIE1	EEIE	CMIE	RCIE	TXIE	_	CCP1IE	TMR2IE	TMR1IE	0000 -000	25
8Dh	_	Unimpleme	ented							_	_
8Eh	PCON	_	_	_	_	OSCF	_	POR	BOR	1-0x	27
8Fh	_	Unimpleme	ented							_	_
90h	_	Unimpleme	ented							_	_
91h	_	Unimpleme	ented							_	_
92h	PR2	Timer2 Per	riod Register							1111 1111	52
93h	_	Unimpleme	ented							_	_
94h	_	Unimpleme	ented							_	_
95h	_	Unimpleme	ented							_	_
96h	_	Unimpleme	ented							_	_
97h	_	Unimpleme	ented							_	_
98h	TXSTA	CSRC	TX9	TXEN	SYNC	_	BRGH	TRMT	TX9D	0000 -010	71
99h	SPBRG	Baud Rate	Generator Re	egister						0000 0000	73
9Ah	EEDATA	EEPROM	Data Register							xxxx xxxx	89
9Bh	EEADR	EEPROM .	Address Regis	ster						xxxx xxxx	90
9Ch	EECON1				_	WRERR	WREN	WR	RD	x000	90
9Dh	EECON2	EEPROM	Control Regist	er 2 (not a p	ohysical reg	ister)					90
9Eh	_	Unimpleme	ented							_	_
9Fh	VRCON	VREN	VROE	VRR	_	VR3	VR2	VR1	VR0	000- 0000	67

Legend: - Unimplemented locations read as '0', u = unchanged, x = unknown, q = value depends on condition, shaded = unimplemented **Note** 1: For the initialization condition for registers tables, refer to Table 14-6 and Table 14-7.

TABLE 4-5: SPECIAL FUNCTION REGISTERS SUMMARY BANK2

Address	Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Value on POR Reset ⁽¹⁾	Details on Page
Bank 2											
100h	INDF	Addressing	g this location	uses conter	nts of FSR to	o address d	ata memory	(not a physi	cal register)	xxxx xxxx	28
101h	TMR0	Timer0 Mo	dule's Registe	er						xxxx xxxx	45
102h	PCL	Program C	counter's (PC)	Least Signi	ficant Byte					0000 0000	28
103h	STATUS	IRP	IRP RP1 RP0 TO PD Z DC C							0001 1xxx	22
104h	FSR	Indirect Da	ta Memory Ad	dress Point	ter		u .		u .	xxxx xxxx	28
105h	_	Unimpleme	ented							_	_
106h	PORTB	RB7	RB6	RB5	RB4	RB3	RB2	RB1	RB0	xxxx xxxx	36
107h	_	Unimpleme	ented			•	•		•	_	
108h	_	Unimpleme	ented							_	_
109h	_	Unimpleme	ented							_	_
10Ah	PCLATH	_	_	_	Write	Buffer for u	pper 5 bits o	f Program C	ounter	0 0000	28
10Bh	INTCON	GIE	PEIE	TOIE	INTE	RBIE	TOIF	INTF	RBIF	0000 000x	24
10Ch	_	Unimpleme	nimplemented —								_
10Dh	_	Unimpleme	Jnimplemented —								_
10Eh	_	Unimpleme	Jnimplemented —								_
10Fh	_	Unimpleme	ented							_	_
110h	_	Unimpleme	ented							_	_
111h	_	Unimpleme	ented							_	_
112h	_	Unimpleme	ented							_	_
113h	_	Unimpleme	ented							_	_
114h	_	Unimpleme	ented							_	_
115h	_	Unimpleme	ented							_	_
116h	_	Unimpleme	ented							_	_
117h	_	Unimpleme	ented							_	_
118h	_	Unimpleme	ented							_	_
119h	_	Unimpleme	ented							_	_
11Ah	_	Unimpleme	ented							_	_
11Bh	_	Unimpleme	ented							_	_
11Ch	_	Unimpleme	ented							_	_
11Dh	_	Unimpleme	ented							_	_
11Eh	_	Unimpleme	ented							_	_
11Fh	_	Unimpleme	ented							_	ı

Legend: - = Unimplemented locations read as '0', u = unchanged, x = unknown, q = value depends on condition, shaded = unimplemented.

Note 1: For the initialization condition for registers tables, refer to Table 14-6 and Table 14-7.

TABLE 4-6: SPECIAL FUNCTION REGISTERS SUMMARY BANK3

Address	Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Value on POR Reset ⁽¹⁾	Details on Page
Bank 3											
180h	INDF	Addressing	g this location	uses conte	nts of FSR to	o address d	ata memory	(not a physic	cal register)	xxxx xxxx	28
181h	OPTION	RBPU	INTEDG	T0CS	T0SE	PSA	PS2	PS1	PS0	1111 1111	23
182h	PCL	Program C	counter's (PC)	Least Sign	ificant Byte	•		•	•	0000 0000	28
183h	STATUS	IRP	IRP RP1 RP0 TO PD Z DC C						С	0001 1xxx	22
184h	FSR	Indirect Da	ta Memory Ad	dress Poin	ter		•			xxxx xxxx	28
185h	_	Unimplem	ented							_	_
186h	TRISB	TRISB7	TRISB6	TRISB5	TRISB4	TRISB3	TRISB2	TRISB1	TRISB0	1111 1111	36
187h	_	Unimplem	ented	•						_	_
188h	_	Unimplem	ented							_	_
189h	_	Unimplem	ented							_	_
18Ah	PCLATH	_	_	_	Write Buffe	er for upper	5 bits of Pro	gram Counte	er	0 0000	28
18Bh	INTCON	GIE	PEIE	TOIE	INTE	RBIE	T0IF	INTF	RBIF	0000 000x	24
18Ch	_	Unimplem	nimplemented							_	_
18Dh	_	Unimplem	Inimplemented —							_	
18Eh	_	Unimplem	Inimplemented —							_	
18Fh	_	Unimplem	Inimplemented —							_	
190h	_	Unimplem	ented							_	_
191h	_	Unimplem	ented							_	_
192h	_	Unimplem	ented							_	_
193h	_	Unimplem	ented							_	_
194h	_	Unimplem	ented							_	1
195h	_	Unimpleme	ented							_	I
196h	_	Unimpleme	ented							_	I
197h	_	Unimpleme	ented							_	I
198h	_	Unimpleme	ented							_	I
199h	_	Unimpleme	ented							_	I
19Ah	_	Unimpleme	ented							_	_
19Bh	_	Unimpleme	ented							_	_
19Ch	_	Unimpleme	ented							_	_
19Dh	_	Unimpleme	ented							_	_
19Eh	_	Unimpleme	ented							_	_
19Fh	_	Unimplem	ented							_	_

Legend: - Unimplemented locations read as '0', u = unchanged, x = unknown, q = value depends on condition, shaded = unimplemented **Note** 1: For the initialization condition for registers tables, refer to Table 14-6 and Table 14-7.

4.2.2.1 Status Register

The Status register, shown in Register 4-1, contains the arithmetic status of the ALU; the Reset status and the bank select bits for data memory (SRAM).

The Status register can be the destination for any instruction, like any other register. If the Status register is the destination for an instruction that affects the Z, DC or C bits, then the write to these three bits is disabled. These bits are set or cleared according to the device logic. Furthermore, the $\overline{\text{TO}}$ and $\overline{\text{PD}}$ bits are nonwritable. Therefore, the result of an instruction with the Status register as destination may be different than intended.

For example, CLRF STATUS will clear the upper-three bits and set the Z bit. This leaves the Status register as "000uu1uu" (where u = unchanged).

It is recommended, therefore, that only BCF, BSF, SWAPF and MOVWF instructions are used to alter the Status register because these instructions do not affect any Status bit. For other instructions, not affecting any Status bits, see the "Instruction Set Summary".

Note: The C and DC bits operate as a Borrow and Digit Borrow out bit, respectively, in subtraction. See the SUBLW and SUBWF instructions for examples.

REGISTER 4-1: STATUS – STATUS REGISTER (ADDRESS: 03h, 83h, 103h, 183h)

R/W	-0 R/W-	0 R/W-0	R-1	R-1	R/W-x	R/W-x	R/W-x
IRF	RP1	RP0	TO	PD	Z	DC	С
bit 7					-		hit 0

bit 7 IRP: Register Bank Select bit (used for indirect addressing)

1 = Bank 2, 3 (100h-1FFh)

0 = Bank 0, 1 (00h-FFh)

bit 6-5 **RP<1:0>**: Register Bank Select bits (used for direct addressing)

00 = Bank 0 (00h-7Fh)

01 = Bank 1 (80h-FFh)

10 = Bank 2 (100h-17Fh)

11 = Bank 3 (180h-1FFh)

bit 4 TO: Time Out bit

1 = After power-up, CLRWDT instruction or SLEEP instruction

0 = A WDT time out occurred

bit 3 **PD**: Power-down bit

1 = After power-up or by the CLRWDT instruction

0 = By execution of the SLEEP instruction

bit 2 **Z**: Zero bit

1 = The result of an arithmetic or logic operation is zero

0 = The result of an arithmetic or logic operation is not zero

bit 1 DC: Digit Carry/Borrow bit (ADDWF, ADDLW, SUBLW, SUBWF instructions) (for Borrow the polarity is reversed)

1 = A carry-out from the 4th low order bit of the result occurred

0 = No carry-out from the 4th low order bit of the result

bit 0 C: Carry/Borrow bit (ADDWF, ADDLW, SUBLW, SUBWF instructions)

1 = A carry-out from the Most Significant bit of the result occurred

0 = No carry-out from the Most Significant bit of the result occurred

Note: For Borrow, the polarity is reversed. A subtraction is executed by adding the two's complement of the second operand. For rotate (RRF, RLF) instructions, this bit is loaded with either the high or low order bit of the source register.

Legend:			
R = Readable bit	W = Writable bit	U = Unimplemented	bit, read as '0'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

4.2.2.2 OPTION Register

The Option register is a readable and writable register, which contains various control bits to configure the TMR0/WDT prescaler, the external RB0/INT interrupt, TMR0 and the weak pull-ups on PORTB.

Note: To achieve a 1:1 prescaler assignment for TMR0, assign the prescaler to the WDT (PSA = 1). See Section 6.3.1 "Switching Prescaler Assignment".

REGISTER 4-2: OPTION_REG - OPTION REGISTER (ADDRESS: 81h, 181h)

R/W-1	R/W-1	R/W-1	R/W-1	R/W-1	R/W-1	R/W-1	R/W-1
RBPU	INTEDG	T0CS	T0SE	PSA	PS2	PS1	PS0
bit 7							bit 0

bit 7 RBPU: PORTB Pull-up Enable bit

1 = PORTB pull-ups are disabled

0 = PORTB pull-ups are enabled by individual port latch values

bit 6 INTEDG: Interrupt Edge Select bit

1 = Interrupt on rising edge of RB0/INT pin

0 = Interrupt on falling edge of RB0/INT pin

bit 5 TOCS: TMR0 Clock Source Select bit

1 = Transition on RA4/T0CKI/CMP2 pin

0 = Internal instruction cycle clock (CLKOUT)

bit 4 T0SE: TMR0 Source Edge Select bit

1 = Increment on high-to-low transition on RA4/T0CKI/CMP2 pin

0 = Increment on low-to-high transition on RA4/T0CKI/CMP2 pin

bit 3 **PSA**: Prescaler Assignment bit

1 = Prescaler is assigned to the WDT

0 = Prescaler is assigned to the Timer0 module

bit 2-0 **PS<2:0>**: Prescaler Rate Select bits

Bit Value	TMR0 Rate	WDT Rate
000	1:2	1:1
001	1:4	1:2
010	1:8	1:4
011	1:16	1:8
100	1:32	1:16
101	1:64	1:32
110	1:128	1:64
111	1:256	1:128

Legend	l:
--------	----

R = Readable bit W = Writable bit U = Unimplemented bit, read as '0'

-n = Value at POR '1' = Bit is set '0' = Bit is cleared x = Bit is unknown

4.2.2.3 INTCON Register

The INTCON register is a readable and writable register, which contains the various enable and flag bits for all interrupt sources except the comparator module. See Section 4.2.2.4 "PIE1 Register" and Section 4.2.2.5 "PIR1 Register" for a description of the comparator enable and flag bits.

Note: Interrupt flag bits get set when an interrupt condition occurs regardless of the state of its corresponding enable bit or the global enable bit, GIE (INTCON<7>).

REGISTER 4-3: INTCON - INTERRUPT CONTROL REGISTER (ADDRESS: 0Bh, 8Bh, 10Bh, 18Bh)

R/W-0	R/W-x						
GIE	PEIE	TOIE	INTE	RBIE	TOIF	INTF	RBIF

bit 7 bit 0

bit 7 GIE: Global Interrupt Enable bit

1 = Enables all un-masked interrupts

0 = Disables all interrupts

bit 6 PEIE: Peripheral Interrupt Enable bit

1 = Enables all un-masked peripheral interrupts

0 = Disables all peripheral interrupts

bit 5 **T0IE**: TMR0 Overflow Interrupt Enable bit

1 = Enables the TMR0 interrupt

0 = Disables the TMR0 interrupt

bit 4 INTE: RB0/INT External Interrupt Enable bit

1 = Enables the RB0/INT external interrupt

0 = Disables the RB0/INT external interrupt

bit 3 RBIE: RB Port Change Interrupt Enable bit

1 = Enables the RB port change interrupt

0 = Disables the RB port change interrupt

bit 2 **T0IF**: TMR0 Overflow Interrupt Flag bit

1 = TMR0 register has overflowed (must be cleared in software)

0 = TMR0 register did not overflow

bit 1 INTF: RB0/INT External Interrupt Flag bit

1 = The RB0/INT external interrupt occurred (must be cleared in software)

0 = The RB0/INT external interrupt did not occur

bit 0 RBIF: RB Port Change Interrupt Flag bit

1 = When at least one of the RB<7:4> pins changes state (must be cleared in software)

0 = None of the RB<7:4> pins have changed state

Legend:

R = Readable bit W = Writable bit U = Unimplemented bit, read as '0'

-n = Value at POR '1' = Bit is set '0' = Bit is cleared x = Bit is unknown

4.2.2.4 PIE1 Register

This register contains interrupt enable bits.

REGISTER 4-4: PIE1 – PERIPHERAL INTERRUPT ENABLE REGISTER 1 (ADDRESS: 8Ch)

R/W-0	R/W-0	R/W-0	R/W-0	U-0	R/W-0	R/W-0	R/W-0
EEIE	CMIE	RCIE	TXIE	_	CCP1IE	TMR2IE	TMR1IE
bit 7							bit 0

bit 7

EEIE: EE Write Complete Interrupt Enable Bit

1 = Enables the EE write complete interrupt
0 = Disables the EE write complete interrupt
bit 6

CMIE: Comparator Interrupt Enable bit

1 = Enables the comparator interrupt0 = Disables the comparator interrupt

bit 5 RCIE: USART Receive Interrupt Enable bit

1 = Enables the USART receive interrupt

0 = Disables the USART receive interrupt

bit 4 TXIE: USART Transmit Interrupt Enable bit

TXIE: USART Transmit Interrupt Enable bit 1 = Enables the USART transmit interrupt 0 = Disables the USART transmit interrupt

bit 3 **Unimplemented**: Read as '0'

bit 2 **CCP1IE**: CCP1 Interrupt Enable bit

1 = Enables the CCP1 interrupt0 = Disables the CCP1 interrupt

bit 1 TMR2IE: TMR2 to PR2 Match Interrupt Enable bit

1 = Enables the TMR2 to PR2 match interrupt

0 = Disables the TMR2 to PR2 match interrupt

TMR1IE: TMR1 Overflow Interrupt Enable bit 1 = Enables the TMR1 overflow interrupt

0 = Disables the TMR1 overflow interrupt

Legend:

bit 0

R = Readable bit W = Writable bit U = Unimplemented bit, read as '0' -n = Value at POR '1' = Bit is set '0' = Bit is cleared x = Bit is unknown

4.2.2.5 PIR1 Register

This register contains interrupt flag bits.

Note: Interrupt flag bits get set when an interrupt condition occurs regardless of the state of its corresponding enable bit or the global enable bit, GIE (INTCON<7>). User software should ensure the appropriate interrupt flag bits are clear prior to enabling an interrupt.

REGISTER 4-5: PIR1 – PERIPHERAL INTERRUPT REGISTER 1 (ADDRESS: 0Ch)

R/W-0	R/W-0	R-0	R-0	U-0	R/W-0	R/W-0	R/W-0
EEIF	CMIF	RCIF	TXIF	_	CCP1IF	TMR2IF	TMR1IF
bit 7							bit 0

bit 7 **EEIF:** EEPROM Write Operation Interrupt Flag bit

1 = The write operation completed (must be cleared in software)

0 = The write operation has not completed or has not been started

bit 6 CMIF: Comparator Interrupt Flag bit

1 = Comparator output has changed

0 = Comparator output has not changed

bit 5 RCIF: USART Receive Interrupt Flag bit

1 = The USART receive buffer is full

0 = The USART receive buffer is empty

bit 4 TXIF: USART Transmit Interrupt Flag bit

1 = The USART transmit buffer is empty

0 = The USART transmit buffer is full

bit 3 Unimplemented: Read as '0'

bit 2 CCP1IF: CCP1 Interrupt Flag bit

Capture Mode

1 = A TMR1 register capture occurred (must be cleared in software)

0 = No TMR1 register capture occurred

Compare Mode

1 = A TMR1 register compare match occurred (must be cleared in software)

0 = No TMR1 register compare match occurred

PWM Mode

Unused in this mode

bit 1 TMR2IF: TMR2 to PR2 Match Interrupt Flag bit

1 = TMR2 to PR2 match occurred (must be cleared in software)

0 = No TMR2 to PR2 match occurred

bit 0 TMR1IF: TMR1 Overflow Interrupt Flag bit

1 = TMR1 register overflowed (must be cleared in software)

0 = TMR1 register did not overflow

Legend:

R = Readable bit W = Writable bit U = Unimplemented bit, read as '0' -n = Value at POR '1' = Bit is set '0' = Bit is cleared x = Bit is unknown

4.2.2.6 PCON Register

The PCON register contains flag bits to differentiate between a Power-on Reset, an external MCLR Reset, WDT Reset or a Brown-out Reset.

Note: BOR is unknown on Power-on Reset. It must then be set by the user and checked on subsequent Resets to see if BOR is cleared, indicating a brown-out has occurred. The BOR Status bit is a "don't care" and is not necessarily predictable if the brown-out circuit is disabled (by clearing the BOREN bit in the Configuration Word).

REGISTER 4-6: PCON – POWER CONTROL REGISTER (ADDRESS: 8Eh)

U-0	U-0	U-0	U-0	R/W-1	U-0	R/W-0	R/W-x
_	_	_	_	OSCF	_	POR	BOR
hit 7							hit 0

bit 7-4 Unimplemented: Read as '0'

bit 3 OSCF: INTOSC Oscillator Frequency bit

1 = 4 MHz typical 0 = 48 kHz typical

bit 2 **Unimplemented**: Read as '0'

bit 1 POR: Power-on Reset Status bit

1 = No Power-on Reset occurred

0 = A Power-on Reset occurred (must be set in software after a Power-on Reset occurs)

bit 0 BOR: Brown-out Reset Status bit

1 = No Brown-out Reset occurred

0 = A Brown-out Reset occurred (must be set in software after a Brown-out Reset occurs)

Legend:

R = Readable bit

W = Writable bit

U = Unimplemented bit, read as '0'

-n = Value at POR


'1' = Bit is set

'0' = Bit is cleared x = Bit is unknown

4.3 PCL and PCLATH

The Program Counter (PC) is 13-bits wide. The low byte comes from the PCL register, which is a readable and writable register. The high byte (PC<12:8>) is not directly readable or writable and comes from PCLATH. On any Reset, the PC is cleared. Figure 4-4 shows the two situations for loading the PC. The upper example in Figure 4-4 shows how the PC is loaded on a write to PCL (PCLATH<4:0> \rightarrow PCH). The lower example in Figure 4-4 shows how the PC is loaded during a CALL or GOTO instruction (PCLATH<4:3> \rightarrow PCH).

FIGURE 4-4: LOADING OF PC IN DIFFERENT SITUATIONS



4.3.1 COMPUTED GOTO

A computed GOTO is accomplished by adding an offset to the program counter (ADDWF PCL). When doing a table read using a computed GOTO method, care should be exercised if the table location crosses a PCL memory boundary (each 256-byte block). Refer to the Application Note AN556 "Implementing a Table Read" (DS00556).

4.3.2 STACK

The PIC16F627A/628A/648A family has an 8-level deep x 13-bit wide hardware stack (Figure 4-1). The stack space is not part of either program or data space and the Stack Pointer is not readable or writable. The PC is PUSHed onto the stack when a CALL instruction is executed or an interrupt causes a branch. The stack is POPed in the event of a RETURN, RETLW or a RETFIE instruction execution. PCLATH is not affected by a PUSH or POP operation.

The stack operates as a circular buffer. This means that after the stack has been PUSHed eight times, the ninth PUSH overwrites the value that was stored from the first PUSH. The tenth PUSH overwrites the second PUSH (and so on).

- **Note 1:** There are no Status bits to indicate stack overflow or stack underflow conditions.
 - 2: There are no instructions/mnemonics called PUSH or POP. These are actions that occur from the execution of the CALL, RETURN, RETLW and RETFIE instructions, or the vectoring to an interrupt address.

4.4 Indirect Addressing, INDF and FSR Registers

The INDF register is not a physical register. Addressing the INDF register will cause indirect addressing.

Indirect addressing is possible by using the INDF register. Any instruction using the INDF register actually accesses data pointed to by the File Select Register (FSR). Reading INDF itself indirectly will produce 00h. Writing to the INDF register indirectly results in a no-operation (although Status bits may be affected). An effective 9-bit address is obtained by concatenating the 8-bit FSR register and the IRP bit (STATUS<7>), as shown in Figure 4-5.

A simple program to clear RAM location 20h-2Fh using indirect addressing is shown in Example 4-1.

EXAMPLE 4-1: INDIRECT ADDRESSING

	MOVLW	0x20	;initialize pointer
	MOVWF	FSR	;to RAM
NEXT	CLRF	INDF	clear INDF register;
	INCF	FSR	;inc pointer
	BTFSS	FSR,4	;all done?
	GOTO	NEXT	;no clear next
			;yes continue




FIGURE 4-5: DIRECT/INDIRECT ADDRESSING PIC16F627A/628A/648A

NOTES:

5.0 I/O PORTS

The PIC16F627A/628A/648A have two ports, PORTA and PORTB. Some pins for these I/O ports are multiplexed with alternate functions for the peripheral features on the device. In general, when a peripheral is enabled, that pin may not be used as a general purpose I/O pin.

5.1 PORTA and TRISA Registers

PORTA is an 8-bit wide latch. RA4 is a Schmitt Trigger input and an open drain output. Port RA4 is multiplexed with the T0CKI clock input. RA5⁽¹⁾ is a Schmitt Trigger input only and has no output drivers. All other RA port pins have Schmitt Trigger input levels and full CMOS output drivers. All pins have data direction bits (TRIS registers) which can configure these pins as input or output.

A '1' in the TRISA register puts the corresponding output driver in a High-impedance mode. A '0' in the TRISA register puts the contents of the output latch on the selected pin(s).

Reading the PORTA register reads the status of the pins whereas writing to it will write to the port latch. All write operations are read-modify-write operations. So a write to a port implies that the port pins are first read, then this value is modified and written to the port data latch.

The PORTA pins are multiplexed with comparator and voltage reference functions. The operation of these pins are selected by control bits in the CMCON (Comparator Control register) register and the VRCON (Voltage Reference Control register) register. When selected as a comparator input, these pins will read as '0's.

- **Note 1:** RA5 shares function with VPP. When VPP voltage levels are applied to RA5, the device will enter Programming mode.
 - 2: On Reset, the TRISA register is set to all inputs. The digital inputs (RA<3:0>) are disabled and the comparator inputs are forced to ground to reduce current consumption.
 - **3:** TRISA<6:7> is overridden by oscillator configuration. When PORTA<6:7> is overridden, the data reads '0' and the TRISA<6:7> bits are ignored.

TRISA controls the direction of the RA pins, even when they are being used as comparator inputs. The user must make sure to keep the pins configured as inputs when using them as comparator inputs.

The RA2 pin will also function as the output for the voltage reference. When in this mode, the VREF pin is a very high-impedance output. The user must configure TRISA<2> bit as an input and use high-impedance loads.

In one of the comparator modes defined by the CMCON register, pins RA3 and RA4 become outputs of the comparators. The TRISA<4:3> bits must be cleared to enable outputs to use this function.

EXAMPLE 5-1: INITIALIZING PORTA

CLRF	PORTA	;Initialize PORTA by
		;setting
		;output data latches
MOVLW	0x07	;Turn comparators off and
MOVWF	CMCON	;enable pins for I/O
		;functions
BCF	STATUS,	RP1
BSF	STATUS,	RP0;Select Bank1
MOVLW	0x1F	; Value used to initialize
		;data direction
MOVWF	TRISA	;Set RA<4:0> as inputs
		;TRISA<5> always
		;read as `1'.
		;TRISA<7:6>
		;depend on oscillator
		; mode

FIGURE 5-1: BLOCK DIAGRAM OF RA0/AN0:RA1/AN1 PINS




FIGURE 5-2: BLOCK DIAGRAM OF RA2/AN2/VREF PIN




FIGURE 5-3: BLOCK DIAGRAM OF THE RA3/AN3/CMP1 PIN




FIGURE 5-4: BLOCK DIAGRAM OF RA4/T0CKI/CMP2 PIN




FIGURE 5-5: BLOCK DIAGRAM OF THE RA5/MCLR/VPP PIN




FIGURE 5-6: BLOCK DIAGRAM OF RA6/OSC2/CLKOUT PIN




FIGURE 5-7: BLOCK DIAGRAM OF RA7/OSC1/CLKIN PIN




TABLE 5-1: PORTA FUNCTIONS

Name	Function	Input Type	Output Type	Description
RA0/AN0	RA0	ST	CMOS	Bidirectional I/O port
	AN0	AN	_	Analog comparator input
RA1/AN1	RA1	ST	CMOS	Bidirectional I/O port
	AN1	AN	_	Analog comparator input
RA2/AN2/VREF	RA2	ST	CMOS	Bidirectional I/O port
	AN2	AN	_	Analog comparator input
	VREF	_	AN	VREF output
RA3/AN3/CMP1	RA3	ST	CMOS	Bidirectional I/O port
	AN3	AN	_	Analog comparator input
	CMP1	_	CMOS	Comparator 1 output
RA4/T0CKI/CMP2	RA4	ST	OD	Bidirectional I/O port. Output is open drain type.
	T0CKI	ST	_	External clock input for TMR0 or comparator output
	CMP2	_	OD	Comparator 2 output
RA5/MCLR/VPP	RA5	ST	_	Input port
	MCLR	ST	_	Master clear. When configured as MCLR, this pin is an active low Reset to the device. Voltage on MCLR/VPP must not exceed VDD during normal device operation.
	VPP	HV	_	Programming voltage input
RA6/OSC2/CLKOUT	RA6	ST	CMOS	Bidirectional I/O port
	OSC2	_	XTAL	Oscillator crystal output. Connects to crystal resonator in Crystal Oscillator mode.
	CLKOUT	_	CMOS	In RC or INTOSC mode. OSC2 pin can output CLKOUT, which has 1/4 the frequency of OSC1.
RA7/OSC1/CLKIN	RA7	ST	CMOS	Bidirectional I/O port
	OSC1	XTAL	_	Oscillator crystal input. Connects to crystal resonator in Crystal Oscillator mode.
	CLKIN	ST		External clock source input. RC biasing pin.

 Legend:
 O = Output
 CMOS = CMOS Output
 P = Power

— = Not used I = Input ST = Schmitt Trigger Input

TTL = TTL Input OD = Open Drain Output AN = Analog

TABLE 5-2: SUMMARY OF REGISTERS ASSOCIATED WITH PORTA

Address	Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Value on POR	Value on All Other Resets
05h	PORTA	RA7	RA6	RA5 ⁽¹⁾	RA4	RA3	RA2	RA1	RA0	xxxx 0000	qqqu 0000
85h	TRISA	TRISA7	TRISA6	TRISA5	TRISA4	TRISA3	TRISA2	TRISA1	TRISA0	1111 1111	1111 1111
1Fh	CMCON	C2OUT	C1OUT	C2INV	C1INV	CIS	CM2	CM1	CM0	0000 0000	0000 0000
9Fh	VRCON	VREN	VROE	VRR	_	VR3	VR2	VR1	VR0	000- 0000	000- 0000

Legend: - = Unimplemented locations read as '0', u = unchanged, x = unknown, q = value depends on condition. Shaded cells are not used for PORTA.

Note 1: MCLRE configuration bit sets RA5 functionality.

5.2 PORTB and TRISB Registers

PORTB is an 8-bit wide bidirectional port. The corresponding data direction register is TRISB. A '1' in the TRISB register puts the corresponding output driver in a High-impedance mode. A '0' in the TRISB register puts the contents of the output latch on the selected pin(s).

PORTB is multiplexed with the external interrupt, USART, CCP module and the TMR1 clock input/output. The standard port functions and the alternate port functions are shown in Table 5-3. Alternate port functions may override the TRIS setting when enabled.

Reading PORTB register reads the status of the pins, whereas writing to it will write to the port latch. All write operations are read-modify-write operations. So a write to a port implies that the port pins are first read, then this value is modified and written to the port data latch.

Each of the PORTB pins has a weak internal pull-up (\$\approx200 \mu A\$ typical). A single control bit can turn on all the pull-ups. This is done by clearing the \$\overline{RBPU}\$ (OPTION<7>) bit. The weak pull-up is automatically turned off when the port pin is configured as an output. The pull-ups are disabled on Power-on Reset.

Four of PORTB's pins, RB<7:4>, have an interrupt-onchange feature. Only pins configured as inputs can cause this interrupt to occur (i.e., any RB<7:4> pin configured as an output is excluded from the interrupton-change comparison). The input pins (of RB<7:4>) are compared with the old value latched on the last read of PORTB. The "mismatch" outputs of RB<7:4> are OR'ed together to generate the RBIF interrupt (flag latched in INTCON<0>).

This interrupt can wake the device from Sleep. The user, in the interrupt service routine, can clear the interrupt in the following manner:

- Any read or write of PORTB. This will end the mismatch condition.
- b) Clear flag bit RBIF.

A mismatch condition will continue to set flag bit RBIF. Reading PORTB will end the mismatch condition and allow flag bit RBIF to be cleared.

This interrupt on mismatch feature, together with software configurable pull-ups on these four pins allow easy interface to a key pad and make it possible for wake-up on key-depression (See Application Note AN552 "Implementing Wake-up on Key Strokes" (DS00552).

Note:

If a change on the I/O pin should occur when a read operation is being executed (start of the Q2 cycle), then the RBIF interrupt flag may not get set.

The interrupt-on-change feature is recommended for wake-up on key depression operation and operations where PORTB is only used for the interrupt-on-change feature. Polling of PORTB is not recommended while using the interrupt-on-change feature.

FIGURE 5-8: BLOCK DIAGRAM OF RB0/INT PIN




FIGURE 5-9: BLOCK DIAGRAM OF RB1/RX/DT PIN




FIGURE 5-10: BLOCK DIAGRAM OF RB2/TX/CK PIN




FIGURE 5-11: BLOCK DIAGRAM OF RB3/CCP1 PIN




FIGURE 5-12: BLOCK DIAGRAM OF RB4/PGM PIN





FIGURE 5-13: BLOCK DIAGRAM OF RB5 PIN



VDD RBPU d 🗗 weak pull-up Data Bus D Q WR PORTB ск े∟ о Data Latch RB6/ D Q T1OSO/ T1CKI/ PGC pin Vss WR TRISB ck**₹**_Q TRIS Latch RD TRISB T10SCEN TTL input buffer RD PORTB TMR1 Clock Schmitt Trigger From RB7 TMR1 oscillator Serial Programming Clock Q D Q1 EN< Set RBIF Q D From other RB<7:4> pins Q3 EN 4

FIGURE 5-14: BLOCK DIAGRAM OF RB6/T10S0/T1CKI/PGC PIN

RBPU d P weak pull-up TMR1 oscillator To RB6 Data Bus Q WR PORTB RB7/T1OSI/ PGD pin Vss Data Latch D Q WR TRISB •ck•<u>□</u>Q TRIS Latch RD TRISB T10SCEN TTL RD PORTB input buffer Serial Programming Input Schmitt Trigger Q D Q1 EN< Set RBIF Q D From other RB<7:4> pins Q3 EN<

FIGURE 5-15: BLOCK DIAGRAM OF THE RB7/T10SI/PGD PIN

TABLE 5-3: PORTB FUNCTIONS

Name	Function	Input Type	Output Type	Description
RB0/INT	RB0	TTL	CMOS	Bidirectional I/O port. Can be software programmed for internal weak pull-up.
	INT	ST	_	External interrupt
RB1/RX/DT	RB1	TTL	CMOS	Bidirectional I/O port. Can be software programmed for internal weak pull-up.
	RX	ST	1	USART Receive Pin
	DT	ST	CMOS	Synchronous data I/O
RB2/TX/CK	RB2	TTL	CMOS	Bidirectional I/O port
	TX		CMOS	USART Transmit Pin
	CK	ST	CMOS	Synchronous Clock I/O. Can be software programmed for internal weak pull-up.
RB3/CCP1	RB3	TTL	CMOS	Bidirectional I/O port. Can be software programmed for internal weak pull-up.
	CCP1	ST	CMOS	Capture/Compare/PWM/I/O
RB4/PGM	RB4	TTL	CMOS	Bidirectional I/O port. Interrupt-on-pin change. Can be software programmed for internal weak pull-up.
	PGM	ST	_	Low-voltage programming input pin. When low-voltage programming is enabled, the interrupt-on-pin change and weak pull-up resistor are disabled.
RB5	RB5	TTL	CMOS	Bidirectional I/O port. Interrupt-on-pin change. Can be software programmed for internal weak pull-up.
RB6/T1OSO/T1CKI/ PGC	RB6	TTL	CMOS	Bidirectional I/O port. Interrupt-on-pin change. Can be software programmed for internal weak pull-up.
	T1OSO	_	XTAL	Timer1 Oscillator Output
	T1CKI	ST	_	Timer1 Clock Input
	PGC	ST	_	ICSP [™] Programming Clock
RB7/T1OSI/PGD	RB7	TTL	CMOS	Bidirectional I/O port. Interrupt-on-pin change. Can be software programmed for internal weak pull-up.
	T1OSI	XTAL	_	Timer1 Oscillator Input
	PGD	ST	CMOS	ICSP Data I/O

Legend: O = Output CMOS = CMOS Output P = Power

— = Not used I = Input ST = Schmitt Trigger Input

TTL = TTL Input OD = Open Drain Output AN = Analog

TABLE 5-4: SUMMARY OF REGISTERS ASSOCIATED WITH PORTB

Address	Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Value on POR	Value on All Other Resets
06h, 106h	PORTB	RB7	RB6	RB5	RB4 ⁽¹⁾	RB3	RB2	RB1	RB0	xxxx xxxx	uuuu uuuu
86h, 186h	TRISB	TRISB7	TRISB6	TRISB5	TRISB4	TRISB3	TRISB2	TRISB1	TRISB0	1111 1111	1111 1111
81h, 181h	OPTION	RBPU	INTEDG	T0CS	T0SE	PSA	PS2	PS1	PS0	1111 1111	1111 1111

Legend: u = unchanged, x = unknown. Shaded cells are not used for PORTB.

Note 1: LVP configuration bit sets RB4 functionality.

5.3 I/O Programming Considerations

5.3.1 BIDIRECTIONAL I/O PORTS

Any instruction that writes operates internally as a read followed by a write operation. The BCF and BSF instructions, for example, read the register into the CPU, execute the bit operation and write the result back to the register. Caution must be used when these instructions are applied to a port with both inputs and outputs defined. For example, a BSF operation on bit 5 of PORTB will cause all eight bits of PORTB to be read into the CPU. Then the BSF operation takes place on bit 5 and PORTB is written to the output latches. If another bit of PORTB is used as a bidirectional I/O pin (e.g., bit 0) and is defined as an input at this time, the input signal present on the pin itself would be read into the CPU and rewritten to the data latch of this particular pin, overwriting the previous content. As long as the pin stays in the Input mode, no problem occurs. However, if bit 0 is switched into Output mode later on, the content of the data latch may now be unknown.

Reading a port register reads the values of the port pins. Writing to the port register writes the value to the port latch. When using read-modify-write instructions (ex. BCF, BSF, etc.) on a port, the value of the port pins is read, the desired operation is done to this value, and this value is then written to the port latch.

Example 5-2 shows the effect of two sequential readmodify-write instructions (ex., BCF, BSF, etc.) on an I/O port

A pin actively outputting a Low or High should not be driven from external devices at the same time in order to change the level on this pin ("wired-OR", "wired-AND"). The resulting high output currents may damage the chip.


EXAMPLE 5-2: READ-MODIFY-WRITE INSTRUCTIONS ON AN I/O PORT

```
; Initial PORT settings: PORTB<7:4> Inputs
                       PORTB<3:0> Outputs
;PORTB<7:6> have external pull-up and are
;not connected to other circuitry
                       PORT latchPORT Pins
   BCF STATUS, RP0
   BCF PORTB, 7
                       ;01pp pppp 11pp pppp
   BSF STATUS, RPO
   BCF TRISB, 7
                       ;10pp pppp 11pp pppp
   BCF TRISB, 6
                       ;10pp pppp 10pp pppp
; Note that the user may have expected the
;pin values to be 00pp pppp. The 2nd BCF
; caused RB7 to be latched as the pin value
; (High) .
```

5.3.2 SUCCESSIVE OPERATIONS ON I/O PORTS

The actual write to an I/O port happens at the end of an instruction cycle, whereas for reading, the data must be valid at the beginning of the instruction cycle (Figure 5-16). Therefore, care must be exercised if a write followed by a read operation is carried out on the same I/O port. The sequence of instructions should be such to allow the pin voltage to stabilize (load dependent) before the next instruction, which causes that file to be read into the CPU, is executed. Otherwise, the previous state of that pin may be read into the CPU rather than the new state. When in doubt, it is better to separate these instructions with a NOP or another instruction not accessing this I/O port.

FIGURE 5-16: SUCCESSIVE I/O OPERATION



- Note 1: This example shows write to PORTB followed by a read from PORTB.
 - 2: Data setup time = (0.25 Tcy TPD) where Tcy = instruction cycle and TPD = propagation delay of Q1 cycle to output valid. Therefore, at higher clock frequencies, a write followed by a read may be problematic.

6.0 TIMERO MODULE

The Timer0 module timer/counter has the following features:

- 8-bit timer/counter
- · Read/write capabilities
- 8-bit software programmable prescaler
- · Internal or external clock select
- · Interrupt on overflow from FFh to 00h
- · Edge select for external clock

Figure 6-1 is a simplified block diagram of the Timer0 module. Additional information is available in the "PIC® Mid-Range MCU Family Reference Manual" (DS33023).

Timer mode is selected by clearing the T0CS bit (OPTION<5>). In Timer mode, the TMR0 register value will increment every instruction cycle (without prescaler). If the TMR0 register is written to, the increment is inhibited for the following two cycles. The user can work around this by writing an adjusted value to the TMR0 register.

Counter mode is selected by setting the T0CS bit. In this mode the TMR0 register value will increment either on every rising or falling edge of pin RA4/T0CKI/CMP2. The incrementing edge is determined by the source edge (T0SE) control bit (OPTION<4>). Clearing the T0SE bit selects the rising edge. Restrictions on the external clock input are discussed in detail in Section 6.2 "Using Timer0 with External Clock".

The prescaler is shared between the Timer0 module and the Watchdog Timer. The prescaler assignment is controlled in software by the control bit PSA (OPTION<3>). Clearing the PSA bit will assign the prescaler to Timer0. The prescaler is not readable or writable. When the prescaler is assigned to the Timer0 module, prescale value of 1:2, 1:4,..., 1:256 are selectable. **Section 6.3 "Timer0 Prescaler"** details the operation of the prescaler.

6.1 Timer0 Interrupt

Timer0 interrupt is generated when the TMR0 register timer/counter overflows from FFh to 00h. This overflow sets the T0IF bit. The interrupt can be masked by clearing the T0IE bit (INTCON<5>). The T0IF bit (INTCON<2>) must be cleared in software by the Timer0 module interrupt service routine before reenabling this interrupt. The Timer0 interrupt cannot wake the processor from Sleep since the timer is shut off during Sleep.

6.2 Using Timer0 with External Clock

When an external clock input is used for Timer0, it must meet certain requirements. The external clock requirement is due to internal phase clock (Tosc) synchronization. Also, there is a delay in the actual incrementing of Timer0 after synchronization.

6.2.1 EXTERNAL CLOCK SYNCHRONIZATION

When no prescaler is used, the external clock input is the same as the prescaler output. The synchronization of T0CKI with the internal phase clocks is accomplished by sampling the prescaler output on the Q2 and Q4 cycles of the internal phase clocks (Figure 6-1). Therefore, it is necessary for T0CKI to be high for at least 2Tosc (and a small RC delay of 20 ns) and low for at least 2Tosc (and a small RC delay of 20 ns). Refer to the electrical specification of the desired device.

When a prescaler is used, the external clock input is divided by the asynchronous ripple-counter type prescaler so that the prescaler output is symmetrical. For the external clock to meet the sampling requirement, the ripple-counter must be taken into account. Therefore, it is necessary for TOCKI to have a period of at least 4Tosc (and a small RC delay of 40 ns) divided by the prescaler value. The only requirement on TOCKI high and low time is that they do not violate the minimum pulse width requirement of 10 ns. Refer to parameters 40, 41 and 42 in the electrical specification of the desired device. See Table 17-8.


6.3 Timer0 Prescaler

An 8-bit counter is available as a prescaler for the Timer0 module, or as a postscaler for the Watchdog Timer. A prescaler assignment for the Timer0 module means that there is no postscaler for the Watchdog Timer, and vice-versa.

The PSA and PS<2:0> bits (OPTION<3:0>) determine the prescaler assignment and prescale ratio.

When assigned to the Timer0 module, all instructions writing to the TMR0 register (e.g., CLRF 1, MOVWF 1, BSF 1, x....etc.) will clear the prescaler. When assigned to WDT, a CLRWDT instruction will clear the prescaler along with the Watchdog Timer. The prescaler is not readable or writable.

FIGURE 6-1: BLOCK DIAGRAM OF THE TIMERO/WDT



6.3.1 SWITCHING PRESCALER ASSIGNMENT

The prescaler assignment is fully under software control (i.e., it can be changed "on-the-fly" during program execution). Use the instruction sequences shown in Example 6-1 when changing the prescaler assignment from Timer0 to WDT, to avoid an unintended device Reset.

EXAMPLE 6-1: CHANGING PRESCALER (TIMER0 \rightarrow WDT)

	•	•
BCF	STATUS, RP0	;Skip if already in
		;Bank 0
CLRWDT		;Clear WDT
CLRF	TMR0	;Clear TMR0 and
		;Prescaler
BSF	STATUS, RP0	;Bank 1
MOVLW	'00101111'b	;These 3 lines
		; (5, 6, 7)
MOVWF	OPTION_REG	;are required only
		;if desired PS<2:0>
		;are
CLRWDT		;000 or 001
MOVLW	'00101xxx'b	;Set Postscaler to
MOVWF	OPTION_REG	;desired WDT rate
BCF	STATUS, RP0	;Return to Bank 0
1		

To change prescaler from the WDT to the Timer0 module, use the sequence shown in Example 6-2. This precaution must be taken even if the WDT is disabled.

EXAMPLE 6-2: CHANGING PRESCALER (WDT \rightarrow TIMER0)

CLRWDT		;Clear WDT and ;prescaler
BSF	STATUS, RP0	_
MOVLW	b'xxxx0xxx'	;Select TMR0, new ;prescale value and ;clock source
MOVWF	OPTION_REG	
BCF	STATUS, RPO	

TABLE 6-1: REGISTERS ASSOCIATED WITH TIMERO

Address	Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Value on POR	Value on All Other Resets
01h, 101h	TMR0	Timer0 M	mer0 Module Register						xxxx xxxx	uuuu uuuu	
0Bh, 8Bh, 10Bh, 18Bh	INTCON	GIE	PEIE	TOIE	INTE	RBIE	TOIF	INTF	RBIF	0000 000x	0000 000u
81h, 181h	OPTION ⁽²⁾	RBPU	INTEDG	T0CS	T0SE	PSA	PS2	PS1	PS0	1111 1111	1111 1111
85h	TRISA	TRISA7	TRISA6	TRISA5	TRISA4	TRISA3	TRISA2	TRISA1	TRISA0	1111 1111	1111 1111

Legend: - = Unimplemented locations, read as '0', u = unchanged, x = unknown. Shaded cells are not used for Timer0.

Note 1: Option is referred by OPTION REG in MPLAB® IDE Software.

7.0 TIMER1 MODULE

The Timer1 module is a 16-bit timer/counter consisting of two 8-bit registers (TMR1H and TMR1L) which are readable and writable. The TMR1 register pair (TMR1H:TMR1L) increments from 0000h to FFFFh and rolls over to 0000h. The Timer1 Interrupt, if enabled, is generated on overflow of the TMR1 register pair which latches the interrupt flag bit TMR1IF (PIR1<0>). This interrupt can be enabled/disabled by setting/clearing the Timer1 interrupt enable bit TMR1IE (PIE1<0>).

Timer1 can operate in one of two modes:

- · As a timer
- As a counter

The Operating mode is determined by the clock select bit, TMR1CS (T1CON<1>).

In Timer mode, the TMR1 register pair value increments every instruction cycle. In Counter mode, it increments on every rising edge of the external clock input.

Timer1 can be enabled/disabled by setting/clearing control bit TMR1ON (T1CON<0>).

Timer1 also has an internal "Reset input". This Reset can be generated by the CCP module (Section 9.0 "Capture/Compare/PWM (CCP) Module"). Register 7-1 shows the Timer1 control register.

For the PIC16F627A/628A/648A, when the Timer1 oscillator is enabled (T1OSCEN is set), the RB7/T1OSI/PGD and RB6/T1OSO/T1CKI/PGC pins become inputs. That is, the TRISB<7:6> value is ignored.

REGISTER 7-1: T1CON - TIMER1 CONTROL REGISTER (ADDRESS: 10h)

U-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
_	_	T1CKPS1	T1CKPS0	T10SCEN	T1SYNC	TMR1CS	TMR10N
bit 7							bit 0

- bit 7-6 Unimplemented: Read as '0'
- bit 5-4 T1CKPS<1:0>: Timer1 Input Clock Prescale Select bits

11 = 1:8 Prescale value

10 = 1:4 Prescale value

01 = 1:2 Prescale value

00 = 1:1 Prescale value

- bit 3 T10SCEN: Timer1 Oscillator Enable Control bit
 - 1 = Oscillator is enabled
 - 0 = Oscillator is shut off⁽¹⁾
- bit 2 T1SYNC: Timer1 External Clock Input Synchronization Control bit

TMR1CS = 1

- 1 = Do not synchronize external clock input
- 0 = Synchronize external clock input

$\underline{\mathsf{TMR1CS}} = \underline{\mathsf{0}}$

This bit is ignored. Timer1 uses the internal clock when TMR1CS = 0.

- bit 1 TMR1CS: Timer1 Clock Source Select bit
 - 1 = External clock from pin RB6/T1OSO/T1CKI/PGC (on the rising edge)
 - 0 = Internal clock (Fosc/4)
- bit 0 TMR10N: Timer1 On bit
 - 1 = Enables Timer1
 - 0 = Stops Timer1

Note 1: The oscillator inverter and feedback resistor are turned off to eliminate power drain.

7.1 Timer1 Operation in Timer Mode

Timer mode is selected by clearing the TMR1CS (T1CON<1>) bit. In this mode, the input clock to the timer is Fosc/4. The synchronize control bit $\overline{\text{T1SYNC}}$ (T1CON<2>) has no effect since the internal clock is always in sync.

7.2 Timer1 Operation in Synchronized Counter Mode

Counter mode is selected by setting bit TMR1CS. In this mode, the TMR1 register pair value increments on every rising edge of clock input on pin RB7/T1OSI/PGD when bit T1OSCEN is set or pin RB6/T1OSO/T1CKI/PGC when bit T1OSCEN is cleared.

If T1SYNC is cleared, then the external clock input is synchronized with internal phase clocks. The synchronization is done after the prescaler stage. The prescaler stage is an asynchronous ripple-counter.

In this configuration, during Sleep mode, the TMR1 register pair value will not increment even if the external clock is present, since the synchronization circuit is shut off. The prescaler however will continue to increment.


7.2.1 EXTERNAL CLOCK INPUT TIMING FOR SYNCHRONIZED COUNTER MODE

When an external clock input is used for Timer1 in Synchronized Counter mode, it must meet certain requirements. The external clock requirement is due to internal phase clock (Tosc) synchronization. Also, there is a delay in the actual incrementing of the TMR1 register pair value after synchronization.

When the prescaler is 1:1, the external clock input is the same as the prescaler output. The synchronization of T1CKI with the internal phase clocks is accomplished by sampling the prescaler output on the Q2 and Q4 cycles of the internal phase clocks. Therefore, it is necessary for T1CKI to be high for at least 2 Tosc (and a small RC delay of 20 ns) and low for at least 2 Tosc (and a small RC delay of 20 ns). Refer to Table 17-8 in the Electrical Specifications Section, timing parameters 45, 46 and 47.

When a prescaler other than 1:1 is used, the external clock input is divided by the asynchronous ripple-counter type prescaler so that the prescaler output is symmetrical. In order for the external clock to meet the sampling requirement, the ripple-counter must be taken into account. Therefore, it is necessary for T1CKI to have a period of at least 4 Tosc (and a small RC delay of 40 ns) divided by the prescaler value. The only requirement on T1CKI high and low time is that they do not violate the minimum pulse width requirements of 10 ns). Refer to the appropriate electrical specifications in Table 17-8, parameters 45, 46 and 47.

FIGURE 7-1: TIMER1 BLOCK DIAGRAM



Note 1: When the T1OSCEN bit is cleared, the inverter and feedback resistor are turned off. This eliminates power drain.

7.3 Timer1 Operation in Asynchronous Counter Mode

If control bit T1SYNC (T1CON<2>) is set, the external clock input is not synchronized. The timer continues to increment asynchronous to the internal phase clocks. The timer will continue to run during Sleep and can generate an interrupt on overflow, which will wake-up the processor. However, special precautions in software are needed to read/write the timer (Section 7.3.2 "Reading and Writing Timer1 in Asynchronous Counter Mode").

Note:	In Asynchronous Counter mode, Timer1
	cannot be used as a time base for capture
	or compare operations.

7.3.1 EXTERNAL CLOCK INPUT TIMING WITH UNSYNCHRONIZED CLOCK

If control bit T1SYNC is set, the timer will increment completely asynchronously. The input clock must meet certain minimum high and low time requirements. Refer to Table 17-8 in the Electrical Specifications Section, timing parameters 45, 46 and 47.

7.3.2 READING AND WRITING TIMER1 IN ASYNCHRONOUS COUNTER MODE

Reading the TMR1H or TMR1L register, while the timer is running from an external asynchronous clock, will produce a valid read (taken care of in hardware). However, the user should keep in mind that reading the 16-bit timer in two 8-bit values itself poses certain problems since the timer may overflow between the reads.

For writes, it is recommended that the user simply stop the timer and write the desired values. A write contention may occur by writing to the timer registers while the register is incrementing. This may produce an unpredictable value in the timer register.

Reading the 16-bit value requires some care. Example 7-1 is an example routine to read the 16-bit timer value. This is useful if the timer cannot be stopped.

EXAMPLE 7-1: READING A 16-BIT FREE-RUNNING TIMER

```
; All interrupts are disabled
   MOVF
           TMR1H, W
                       ;Read high byte
   MOVWF
           TMPH
   MOVF
           TMR1L, W
                      ;Read low byte
   MOVWF
           TMPI
           TMR1H, W
   MOVF
                      ;Read high byte
    SUBWF
           TMPH, W
                       ;Sub 1st read with
                       ;2nd read
           STATUS, Z
                       ;Is result = 0
   BTFSC
                       ;Good 16-bit read
    GOTO
           CONTINUE
 TMR1L may have rolled over between the
 read of the high and low bytes. Reading
 the high and low bytes now will read a good
 value.
           TMR1H, W
                       ;Read high byte
   MOVE
   MOVWF
           TMPH
   MOVF
           TMR1L, W
                       ;Read low byte
   MOVWF
           TMPL
                       ;
; Re-enable the Interrupts (if required)
CONTINUE
                       ;Continue with your
                       :code
```

7.4 Timer1 Oscillator

A crystal oscillator circuit is built in between pins T1OSI (input) and T1OSO (amplifier output). It is enabled by setting control bit T1OSCEN (T1CON<3>). It will continue to run during Sleep. It is primarily intended for a 32.768 kHz watch crystal. Table 7-1 shows the capacitor selection for the Timer1 oscillator.

The user must provide a software time delay to ensure proper oscillator start-up.

TABLE 7-1: CAPACITOR SELECTION FOR THE TIMER1 OSCILLATOR

Freq	C1	C2
32.768 kHz	15 pF	15 pF

Note:

These values are for design guidance only. Consult Application Note AN826 "Crystal Oscillator Basics and Crystal Selection for rfPIC® and PIC® Devices" (DS00826) for further information on Crystal/Capacitor Selection.

7.5 Resetting Timer1 Using a CCP Trigger Output

If the CCP1 module is configured in Compare mode to generate a "special event trigger" (CCP1M<3:0> = 1011), this signal will reset Timer1.

Note: The special event triggers from the CCP1 module will not set interrupt flag bit TMR1IF (PIR1<0>).

Timer1 must be configured for either timer or Synchronized Counter mode to take advantage of this feature. If Timer1 is running in Asynchronous Counter mode, this Reset operation may not work.

In the event that a write to Timer1 coincides with a special event trigger from CCP1, the write will take precedence.

In this mode of operation, the CCPRxH:CCPRxL register pair effectively becomes the period register for Timer1.

7.6 Resetting Timer1 Register Pair (TMR1H, TMR1L)

TMR1H and TMR1L registers are not reset to 00h on a POR or any other Reset except by the CCP1 special event triggers (see **Section 9.2.4** "**Special Event Trigger**").

T1CON register is reset to 00h on a Power-on Reset or a Brown-out Reset, which shuts off the timer and leaves a 1:1 prescale. In all other Resets, the register is unaffected.

7.7 Timer1 Prescaler

The prescaler counter is cleared on writes to the TMR1H or TMR1L registers.

TABLE 7-2: REGISTERS ASSOCIATED WITH TIMER1 AS A TIMER/COUNTER

Address	Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Value on POR	Value on all other Resets
0Bh, 8Bh, 10Bh, 18Bh	INTCON	GIE	PEIE	TOIE	INTE	RBIE	TOIF	INTF	RBIF	0000 000x	0000 000u
0Ch	PIR1	EEIF	CMIF	RCIF	TXIF	_	CCP1IF	TMR2IF	TMR1IF	0000 -000	0000 -000
8Ch	PIE1	EEIE	CMIE	RCIE	TXIE	I	CCP1IE	TMR2IE	TMR1IE	0000 -000	0000 -000
0Eh	TMR1L	Holding R	egister fo	r the Least S	ignificant Byt	e of the 16-bit	TMR1 Regi	ster		xxxx xxxx	uuuu uuuu
0Fh	TMR1H	Holding R	Holding Register for the Most Significant Byte of the 16-bit TMR1 Register							xxxx xxxx	uuuu uuuu
10h	T1CON	_	_	T1CKPS1	T1CKPS0	T1OSCEN	T1SYNC	TMR1CS	TMR10N	00 0000	uu uuuu

 $\textbf{Legend:} \qquad \textbf{x} = \text{unknown}, \ \textbf{u} = \text{unchanged}, \ \textbf{-} = \text{unimplemented read as '0'}. \ \textbf{Shaded cells are not used by the Timer1 module}.$

8.0 TIMER2 MODULE

Timer2 is an 8-bit timer with a prescaler and a postscaler. It can be used as the PWM time base for PWM mode of the CCP module. The TMR2 register is readable and writable, and is cleared on any device Reset.

The input clock (Fosc/4) has a prescale option of 1:1, 1:4 or 1:16, selected by control bits T2CKPS<1:0> (T2CON<1:0>).

The Timer2 module has an 8-bit period register PR2. The TMR2 register value increments from 00h until it matches the PR2 register value and then resets to 00h on the next increment cycle. The PR2 register is a readable and writable register. The PR2 register is initialized to FFh upon Reset.

The match output of Timer2 goes through a 4-bit postscaler (which gives a 1:1 to 1:16 scaling inclusive) to generate a Timer2 interrupt (latched in flag bit TMR2IF, (PIR1<1>)).

Timer2 can be shut off by clearing control bit TMR2ON (T2CON<2>) to minimize power consumption.

Register 8-1 shows the Timer2 control register.

8.1 Timer2 Prescaler and Postscaler

The prescaler and postscaler counters are cleared when any of the following occurs:


- · a write to the TMR2 register
- a write to the T2CON register
- any device Reset (Power-on Reset, MCLR Reset, Watchdog Timer Reset or Brown-out Reset)

The TMR2 register is not cleared when T2CON is written.

8.2 TMR2 Output

The TMR2 output (before the postscaler) is fed to the Synchronous Serial Port module which optionally uses it to generate shift clock.

FIGURE 8-1: TIMER2 BLOCK DIAGRAM



REGISTER 8-1: T2CON – TIMER2 CONTROL REGISTER (ADDRESS: 12h)

	U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
I	_	TOUTPS3	TOUTPS2	TOUTPS1	TOUTPS0	TMR2ON	T2CKPS1	T2CKPS0
	bit 7							bit 0

bit 7 **Unimplemented**: Read as '0'

bit 6-3 TOUTPS<3:0>: Timer2 Output Postscale Select bits

0000 = 1:1 Postscale Value 0001 = 1:2 Postscale Value

•

•

1111 = 1:16 Postscale

bit 2 TMR2ON: Timer2 On bit

1 = Timer2 is on 0 = Timer2 is off

bit 1-0 T2CKPS<1:0>: Timer2 Clock Prescale Select bits

00 = 1:1 Prescaler Value 01 = 1:4 Prescaler Value 1x = 1:16 Prescaler Value

Legend:

R = Readable bit W = Writable bit U = Unimplemented bit, read as '0'

-n = Value at POR '1' = Bit is set '0' = Bit is cleared x = Bit is unknown

TABLE 8-1: REGISTERS ASSOCIATED WITH TIMER2 AS A TIMER/COUNTER

Address	Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Value on POR	Value on all other Resets
0Bh, 8Bh, 10Bh, 18Bh	INTCON	GIE	PEIE	TOIE	INTE	RBIE	TOIF	INTF	RBIF	0000 000x	0000 000u
0Ch	PIR1	EEIF	CMIF	RCIF	TXIF	_	CCP1IF	TMR2IF	TMR1IF	0000 -000	0000 -000
8Ch	PIE1	EEIE	CMIE	RCIE	TXIE	_	CCP1IE	TMR2IE	TMR1IE	0000 -000	0000 -000
11h	TMR2	Timer2 Module's Register									0000 0000
12h	T2CON	_	TOUTPS3	TOUTPS2	TOUTPS1	TOUTPS0	TMR2ON	T2CKPS1	T2CKPS0	-000 0000	-000 0000
92h	PR2	2 Timer2 Period Register									1111 1111

 $\textbf{Legend:} \hspace{1cm} \textbf{x} = \text{unknown}, \, \textbf{u} = \text{unchanged}, \, \textbf{-} = \text{unimplemented read as '0'}. \, \textbf{Shaded cells are not used by the Timer2 module}.$

NOTES:

9.0 CAPTURE/COMPARE/PWM (CCP) MODULE

The CCP (Capture/Compare/PWM) module contains a 16-bit register which can operate as a 16-bit Capture register, as a 16-bit Compare register or as a PWM master/slave Duty Cycle register. Table 9-1 shows the timer resources of the CCP module modes.

CCP1 Module

Capture/Compare/PWM Register1 (CCPR1) is comprised of two 8-bit registers: CCPR1L (low byte) and CCPR1H (high byte). The CCP1CON register controls the operation of CCP1. All are readable and writable.

Additional information on the CCP module is available in the "PIC® Mid-Range MCU Family Reference Manual" (DS33023).

TABLE 9-1: CCP MODE – TIMER RESOURCE

CCP Mode	Timer Resource
Capture	Timer1
Compare	Timer1
PWM	Timer2

REGISTER 9-1: CCP1CON – CCP OPERATION REGISTER (ADDRESS: 17h)

U-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
_	— CCP1X		CCP1Y	CCP1M3	CCP1M2	CCP1M1	CCP1M0
bit 7							bit 0

bit 7-6 Unimplemented: Read as '0'

bit 5-4 CCP1X:CCP1Y: PWM Least Significant bits

Capture Mode
Unused
Compare Mode

Unused PWM Mode

These bits are the two LSbs of the PWM duty cycle. The eight MSbs are found in CCPRxL.

bit 3-0 CCP1M<3:0>: CCPx Mode Select bits

0000 = Capture/Compare/PWM off (resets CCP1 module)

0100 = Capture mode, every falling edge

0101 = Capture mode, every rising edge

0110 = Capture mode, every 4th rising edge

0111 = Capture mode, every 16th rising edge

1000 = Compare mode, set output on match (CCP1IF bit is set)

1001 = Compare mode, clear output on match (CCP1IF bit is set)

1010 = Compare mode, generate software interrupt on match (CCP1IF bit is set, CCP1 pin is unaffected)

1011 = Compare mode, trigger special event (CCP1IF bit is set; CCP1 resets TMR1

11xx = PWM mode

Legend:			
R = Readable bit	W = Writable bit	U = Unimplemented bit, read as '0'	
-n = Value at POR	'1' = Bit is set	0' = Bit is cleared x = Bit is unknown	

9.1 Capture Mode

In Capture mode, CCPR1H:CCPR1L captures the 16-bit value of the TMR1 register when an event occurs on pin RB3/CCP1. An event is defined as:

- · Every falling edge
- · Every rising edge
- · Every 4th rising edge
- · Every 16th rising edge


An event is selected by control bits CCP1M<3:0> (CCP1CON<3:0>). When a capture is made, the interrupt request flag bit CCP1IF (PIR1<2>) is set. It must be cleared in software. If another capture occurs before the value in register CCPR1 is read, the old captured value will be lost.

9.1.1 CCP PIN CONFIGURATION

In Capture mode, the RB3/CCP1 pin should be configured as an input by setting the TRISB<3> bit.

Note: If the RB3/CCP1 is configured as an output, a write to the port can cause a capture condition.

FIGURE 9-1: CAPTURE MODE OPERATION BLOCK DIAGRAM



9.1.2 TIMER1 MODE SELECTION

Timer1 must be running in Timer mode or Synchronized Counter mode for the CCP module to use the capture feature. In Asynchronous Counter mode, the capture operation may not work.

9.1.3 SOFTWARE INTERRUPT

When the Capture mode is changed, a false capture interrupt may be generated. The user should keep bit CCP1IE (PIE1<2>) clear to avoid false interrupts and should clear the flag bit CCP1IF following any such change in Operating mode.

9.1.4 CCP PRESCALER

There are four prescaler settings, specified by bits CCP1M<3:0>. Whenever the CCP module is turned off, or the CCP module is not in Capture mode, the prescaler counter is cleared. This means that any Reset will clear the prescaler counter.

Switching from one capture prescaler to another may generate an interrupt. Also, the prescaler counter will not be cleared, therefore the first capture may be from a non-zero prescaler. Example 9-1 shows the recommended method for switching between capture prescalers. This example also clears the prescaler counter and will not generate the "false" interrupt.

EXAMPLE 9-1: CHANGING BETWEEN CAPTURE PRESCALERS

CLRF	CCP1CON	;Turn CCP module off
MOVLW	NEW_CAPT_PS	S;Load the W reg with
		; the new prescaler
		; mode value and CCP ON
MOVWF	CCP1CON	;Load CCP1CON with this
		; value


9.2 Compare Mode

In Compare mode, the 16-bit CCPR1 register value is constantly compared against the TMR1 register pair value. When a match occurs, the RB3/CCP1 pin is:

- · Driven high
- Driven low
- Remains unchanged

The action on the pin is based on the value of control bits CCP1M<3:0> (CCP1CON<3:0>). At the same time, interrupt flag bit CCP1IF is set.

FIGURE 9-2: COMPARE MODE OPERATION BLOCK



9.2.1 CCP PIN CONFIGURATION

The user must configure the RB3/CCP1 pin as an output by clearing the TRISB<3> bit.

Note:	Clearing the CCP1CON register will force							
	the RB3/CCP1 compare output latch to							
	the default low level. This is not the data							
	latch.							

9.2.2 TIMER1 MODE SELECTION

Timer1 must be running in Timer mode or Synchronized Counter mode if the CCP module is using the compare feature. In Asynchronous Counter mode, the compare operation may not work.

9.2.3 SOFTWARE INTERRUPT MODE

When generate software interrupt is chosen the CCP1 pin is not affected. Only a CCP interrupt is generated (if enabled).

9.2.4 SPECIAL EVENT TRIGGER

In this mode (CCP1M<3:0>=1011), an internal hardware trigger is generated, which may be used to initiate an action. See Register 9-1.

The special event trigger output of the CCP occurs immediately upon a match between the TMR1H, TMR1L register pair and CCPR1H, CCPR1L register pair. The TMR1H, TMR1L register pair is not reset until the next rising edge of the TMR1 clock. This allows the CCPR1 register pair to effectively be a 16-bit programmable period register for Timer1. The special event trigger output also starts an A/D conversion provided that the A/D module is enabled.

Note: Removing the match condition by changing the contents of the CCPR1H, CCPR1L register pair between the clock edge that generates the special event trigger and the clock edge that generates the TMR1 Reset will preclude the Reset from occuring.

TABLE 9-2: REGISTERS ASSOCIATED WITH CAPTURE, COMPARE, AND TIMER1

Address	Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0		Value on POR		Value on all other Resets	
0Bh, 8Bh, 10Bh, 18Bh	INTCON	GIE	PEIE	TOIE	INTE	RBIE	TOIF	INTF	RBIF	0000	000x	0000	000u	
0Ch	PIR1	EEIF	CMIF	RCIF	TXIF	-	CCP1IF	TMR2IF	TMR1IF	0000	-000	0000	-000	
8Ch	PIE1	EEIE	CMIE	RCIE	TXIE	_	CCP1IE	TMR2IE	TMR1IE	0000	-000	0000	-000	
86h, 186h	TRISB	PORT	PORTB Data Direction Register									1111	1111	
0Eh	TMR1L	Holdin	g Regis	ster for the l	Least Signif	icant Byte o	f the 16-bit	TMR1 Re	gister	xxxx	xxxx	uuuu	uuuu	
0Fh	TMR1H	Holdin	g Regis	ster for the I	Most Signifi	cant Byte of	the 16-bit	TMR1 Reg	jister	xxxx	xxxx	uuuu	uuuu	
10h	T1CON	_	_	T1CKPS1	T1CKPS0	T10SCEN	T1SYNC	TMR1CS	TMR10N	00	0000	uu	uuuu	
15h	CCPR1L	Captui	re/Com	pare/PWM	Register1 (I	_SB)				xxxx	xxxx	uuuu	uuuu	
16h	CCPR1H	Captui	Capture/Compare/PWM Register1 (MSB)									uuuu	uuuu	
17h	CCP1CON	_	_	CCP1X	CCP1Y	CCP1M3	CCP1M2	CCP1M1	CCP1M0	00	0000	00	0000	

Legend: x = unknown, u = unchanged, - = unimplemented read as '0'. Shaded cells are not used by Capture and Timer1.

9.3 PWM Mode


In Pulse Width Modulation (PWM) mode, the CCP1 pin produces up to a 10-bit resolution PWM output. Since the CCP1 pin is multiplexed with the PORTB data latch, the TRISB<3> bit must be cleared to make the CCP1 pin an output.

Note: Clearing the CCP1CON register will force the CCP1 PWM output latch to the default low level. This is not the PORTB I/O data latch.

Figure 9-3 shows a simplified block diagram of the CCP module in PWM mode.


For a step by step procedure on how to set up the CCP module for PWM operation, see **Section 9.3.3 "Set-Up for PWM Operation"**.

FIGURE 9-3: SIMPLIFIED PWM BLOCK DIAGRAM



A PWM output (Figure 9-4) has a time base (period) and a time that the output stays high (duty cycle). The frequency of the PWM is the inverse of the period (frequency = 1/period).

FIGURE 9-4: PWM OUTPUT



9.3.1 PWM PERIOD

The PWM period is specified by writing to the PR2 register. The PWM period can be calculated using the following formula:

$$PWM \ period = [(PR2) + 1] \cdot 4 \cdot Tosc \cdot TMR2 \ prescale \\ value$$

PWM frequency is defined as 1/[PWM period].

When TMR2 is equal to PR2, the following three events occur on the next increment cycle:

- · TMR2 is cleared
- The CCP1 pin is set (exception: if PWM duty cycle = 0%, the CCP1 pin will not be set)
- The PWM duty cycle is latched from CCPR1L into CCPR1H

Note: The Timer2 postscaler (see Section 8.0 "Timer2 Module") is not used in the determination of the PWM frequency. The postscaler could be used to have a servo update rate at a different frequency than the PWM output.

9.3.2 PWM DUTY CYCLE

The PWM duty cycle is specified by writing to the CCPR1L register and to the CCP1CON<5:4> bits. Up to 10-bit resolution is available: the CCPR1L contains the eight MSbs and the CCP1CON<5:4> contains the two LSbs. This 10-bit value is represented by CCPR1L:CCP1CON<5:4>. The following equation is used to calculate the PWM duty cycle in time:

CCPR1L and CCP1CON<5:4> can be written to at any time, but the duty cycle value is not latched into CCPR1H until after a match between PR2 and TMR2 occurs (i.e., the period is complete). In PWM mode, CCPR1H is a read-only register.

The CCPR1H register and a 2-bit internal latch are used to double buffer the PWM duty cycle. This double buffering is essential for glitchless PWM operation.

When the CCPR1H and 2-bit latch match TMR2 concatenated with an internal 2-bit Q clock or 2 bits of the TMR2 prescaler, the CCP1 pin is cleared.

Maximum PWM resolution (bits) for a given PWM frequency:

$$PWM \\ Resolution = \frac{log\left(\frac{Fosc}{FPWM \times TMR2 \ Prescaler}\right)}{log(2)} \ bits$$

Note: If the PWM duty cycle value is longer than the PWM period the CCP1 pin will not be cleared.

For an example PWM period and duty cycle calculation, see the *PIC*[®] *Mid-Range Reference Manual* (DS33023).

9.3.3 SET-UP FOR PWM OPERATION

The following steps should be taken when configuring the CCP module for PWM operation:

- Set the PWM period by writing to the PR2 register.
- 2. Set the PWM duty cycle by writing to the CCPR1L register and CCP1CON<5:4> bits.
- Make the CCP1 pin an output by clearing the TRISB<3> bit.
- 4. Set the TMR2 prescale value and enable Timer2 by writing to T2CON.

TABLE 9-3: EXAMPLE PWM FREQUENCIES AND RESOLUTIONS AT 20 MHz

PWM Frequency	1.22 kHz	4.88 kHz	19.53 kHz	78.12 kHz	156.3 kHz	208.3 kHz
Timer Prescaler (1, 4, 16)	16	4	1	1	1	1
PR2 Value	0xFF	0xFF	0xFF	0x3F	0x1F	0x17
Maximum Resolution (bits)	10	10	10	8	7	6.5

TABLE 9-4: REGISTERS ASSOCIATED WITH PWM AND TIMER2

Address	Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Value on POR	Value on all other Resets
0Bh, 8Bh, 10Bh, 18Bh	INTCON	GIE	PEIE	TOIE	INTE	RBIE	TOIF	INTF	RBIF	0000 000x	0000 000u
0Ch	PIR1	EEIF	CMIF	RCIF	TXIF	_	CCP1IF	TMR2IF	TMR1IF	0000 -000	0000 -000
8Ch	PIE1	EEIE	CMIE	RCIE	TXIE	_	CCP1IE	TMR2IE	TMR1IE	0000 -000	0000 -000
86h, 186h	TRISB	TRISB7	TRISB6	TRISB5	TRISB4	TRISB3	TRISB2	TRISB1	TRISB0	1111 1111	1111 1111
11h	TMR2	Timer2 M	odule's Reg	ister						0000 0000	0000 0000
92h	PR2	Timer2 M	odule's Peri	od Register						1111 1111	1111 1111
12h	T2CON	_	TOUTPS3	TOUTPS2	TOUTPS1	TOUTPS0	TMR2ON	T2CKPS1	T2CKPS0	-000 0000	uuuu uuuu
15h	CCPR1L	Capture/0	Compare/PV	VM Register	1 (LSB)					xxxx xxxx	uuuu uuuu
16h	CCPR1H	Capture/0	Compare/PV		xxxx xxxx	uuuu uuuu					
17h	CCP1CON	_	_	CCP1X	CCP1Y	CCP1M3	CCP1M2	CCP1M1	CCP1M0	00 0000	00 0000

 $\textbf{Legend:} \qquad \textbf{x} = \text{unknown}, \textbf{u} = \text{unchanged}, \textbf{-} = \text{unimplemented read as '0'}. \textbf{Shaded cells are not used by PWM and Timer2}.$

NOTES:

10.0 COMPARATOR MODULE

The comparator module contains two analog comparators. The inputs to the comparators are multiplexed with the RAO through RA3 pins. The on-chip Voltage Reference (Section 11.0 "Voltage Reference Module") can also be an input to the comparators.

The CMCON register, shown in Register 10-1, controls the comparator input and output multiplexers. A block diagram of the comparator is shown in Figure 10-1.

REGISTER 10-1: CMCON – COMPARATOR CONFIGURATION REGISTER (ADDRESS: 01Fh)

R-0	R-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
C2OUT	C1OUT	C2INV	C1INV	CIS	CM2	CM1	CM0
bit 7							bit 0

bit 7 **C2OUT**: Comparator 2 Output bit

When C2INV = 0:

1 = C2 VIN+ > C2 VIN-

0 = C2 VIN+ < C2 VIN-

When C2INV = 1:

1 = C2 VIN+ < C2 VIN-

0 = C2 VIN+ > C2 VIN-

bit 6 C10UT: Comparator 1 Output bit

When C1INV = 0:

1 = C1 VIN+ > C1 VIN-

0 = C1 VIN+ < C1 VIN-

When C1INV = 1:

1 = C1 VIN+ < C1 VIN-

0 = C1 VIN+ > C1 VIN-

bit 5 C2INV: Comparator 2 Output Inversion bit

1 = C2 Output inverted

0 = C2 Output not inverted

bit 4 C1INV: Comparator 1 Output Inversion bit

1 = C1 Output inverted

0 = C1 Output not inverted

bit 3 CIS: Comparator Input Switch bit

When CM<2:0>: = 001

Then:

1 = C1 VIN- connects to RA3

0 = C1 VIN- connects to RA0

When CM < 2:0 > = 010

Then:

1 = C1 VIN- connects to RA3

C2 VIN- connects to RA2

0 = C1 VIN- connects to RA0

C2 VIN- connects to RA1

bit 2-0 **CM<2:0>**: Comparator Mode bits

Figure 10-1 shows the comparator modes and CM<2:0> bit settings

Legend:

R = Readable bit W = Writable bit U = Unimplemented bit, read as '0'

-n = Value at POR '1' = Bit is set '0' = Bit is cleared x = Bit is unknown


10.1 Comparator Configuration

There are eight modes of operation for the comparators. The CMCON register is used to select the mode. Figure 10-1 shows the eight possible modes. The TRISA register controls the data direction of the comparator pins for each mode.

If the Comparator mode is changed, the comparator output level may not be valid for the specified mode change delay shown in Table 17-2.

- Note 1: Comparator interrupts should be disabled during a Comparator mode change, otherwise a false interrupt may occur.
 - 2: Comparators can have an inverted output. See Figure 10-1.

FIGURE 10-1: COMPARATOR I/O OPERATING MODES



The code example in Example 10-1 depicts the steps required to configure the Comparator module. RA3 and RA4 are configured as digital output. RA0 and RA1 are configured as the V- inputs and RA2 as the V+ input to both comparators.

EXAMPLE 10-1: INITIALIZING COMPARATOR MODULE

FLAG_REG	G EQU	0X20						
CLRF	FLAG_REG	;Init flag register						
CLRF	PORTA	;Init PORTA						
MOVF	CMCON, W	;Load comparator bits						
ANDLW	0xC0	;Mask comparator bits						
IORWF	FLAG_REG,F	;Store bits in flag register						
MOVLW	0x03	;Init comparator mode						
MOVWF	CMCON	;CM<2:0> = 011						
BSF	STATUS, RPO	;Select Bank1						
MOVLW	0x07	;Initialize data direction						
MOVWF	TRISA	;Set RA<2:0> as inputs						
		;RA<4:3> as outputs						
		;TRISA<7:5> always read '0'						
BCF	STATUS, RPO	;Select Bank 0						
CALL	DELAY10	;10µs delay						
MOVF	CMCON, F	;Read CMCONto end change						
		;condition						
BCF	PIR1,CMIF	;Clear pending interrupts						
BSF	STATUS, RPO	;Select Bank 1						
BSF	PIE1,CMIE	;Enable comparator interrupts						
BCF	STATUS, RPO	;Select Bank 0						
BSF		;Enable peripheral interrupts						
BSF	INTCON, GIE	;Global interrupt enable						
1								


10.2 Comparator Operation

A single comparator is shown in Figure 10-2 along with the relationship between the analog input levels and the digital output. When the analog input at VIN+ is less than the analog input VIN-, the output of the comparator is a digital low level. When the analog input at VIN+ is greater than the analog input VIN-, the output of the comparator is a digital high level. The shaded areas of the output of the comparator in Figure 10-2 represent the uncertainty due to input offsets and response time. See Table 17-2 for Common Mode voltage.

10.3 Comparator Reference

An external or internal reference signal may be used depending on the comparator Operating mode. The analog signal that is present at VIN- is compared to the signal at VIN+, and the digital output of the comparator is adjusted accordingly (Figure 10-2).

FIGURE 10-2: SINGLE COMPARATOR



10.3.1 EXTERNAL REFERENCE SIGNAL

When external voltage references are used, the Comparator module can be configured to have the comparators operate from the same or different reference sources. However, threshold detector applications may require the same reference. The reference signal must be between VSS and VDD, and can be applied to either pin of the comparator(s).

10.3.2 INTERNAL REFERENCE SIGNAL

The Comparator module also allows the selection of an internally generated voltage reference for the comparators. Section 11.0 "Voltage Reference Module", contains a detailed description of the Voltage Reference module that provides this signal. The internal reference signal is used when the comparators are in mode CM<2:0> = 010 (Figure 10-1). In this mode, the internal voltage reference is applied to the VIN+ pin of both comparators.

10.4 Comparator Response Time

Response time is the minimum time, after selecting a new reference voltage or input source, before the comparator output is to have a valid level. If the internal reference is changed, the maximum delay of the internal voltage reference must be considered when using the comparator outputs. Otherwise, the maximum delay of the comparators should be used (Table 17-2, page 140).


10.5 Comparator Outputs

The comparator outputs are read through the CMCON register. These bits are read-only. The comparator outputs may also be directly output to the RA3 and RA4 I/O pins. When the CM<2:0> = 110 or 001, multiplexors in the output path of the RA3 and RA4/T0CK1/CMP2 pins will switch and the output of each pin will be the unsynchronized output of the comparator. The uncertainty of each of the comparators is related to the input offset voltage and the response time given in the specifications. Figure 10-3 shows the comparator output block diagram.

The TRISA bits will still function as an output enable/ disable for the RA3/AN3/CMP1 and RA4/T0CK1/ CMP2 pins while in this mode.

- Note 1: When reading the PORT register, all pins configured as analog inputs will read as a '0'. Pins configured as digital inputs will convert an analog input, according to the Schmitt Trigger input specification.
 - 2: Analog levels on any pin that is defined as a digital input may cause the input buffer to consume more current than is specified.

FIGURE 10-3: MODIFIED COMPARATOR OUTPUT BLOCK DIAGRAM



10.6 Comparator Interrupts

The comparator interrupt flag is set whenever there is a change in the output value of either comparator. Software will need to maintain information about the status of the output bits, as read from CMCON<7:6>, to determine the actual change that has occurred. The CMIF bit, PIR1<6>, is the comparator interrupt flag. The CMIF bit must be reset by clearing '0'. Since it is also possible to write a '1' to this register, a simulated interrupt may be initiated.

The CMIE bit (PIE1<6>) and the PEIE bit (INTCON<6>) must be set to enable the interrupt. In addition, the GIE bit must also be set. If any of these bits are clear, the interrupt is not enabled, though the CMIF bit will still be set if an interrupt condition occurs.

Note: If a change in the CMCON register (C1OUT or C2OUT) should occur when a read operation is being executed (start of the Q2 cycle), then the CMIF (PIR1<6>) interrupt flag may not get set.

The user, in the interrupt service routine, can clear the interrupt in the following manner:

- a) Any write or read of CMCON. This will end the mismatch condition.
- b) Clear flag bit CMIF.

A mismatch condition will continue to set flag bit CMIF. Reading CMCON will end the mismatch condition and allow flag bit CMIF to be cleared.

10.7 Comparator Operation During Sleep

When a comparator is active and the device is placed in Sleep mode, the comparator remains active and the interrupt is functional if enabled. This interrupt will wake-up the device from Sleep mode when enabled. While the comparator is powered-up, higher Sleep currents than shown in the power-down current specification will occur. Each comparator that is operational will consume additional current as shown in the comparator specifications. To minimize power consumption while in Sleep mode, turn off the comparators, CM<2:0>=111, before entering Sleep. If the device wakes up from Sleep, the contents of the CMCON register are not affected.

10.8 Effects of a Reset

A device Reset forces the CMCON register to its Reset state. This forces the Comparator module to be in the comparator Reset mode, CM<2:0> = 000. This ensures that all potential inputs are analog inputs. Device current is minimized when analog inputs are present at Reset time. The comparators will be powered-down during the Reset interval.

10.9 Analog Input Connection Considerations

A simplified circuit for an analog input is shown in Figure 10-4. Since the analog pins are connected to a digital output, they have reverse biased diodes to VDD and Vss. The analog input therefore, must be between Vss and VDD. If the input voltage deviates from this range by more than 0.6V in either direction, one of the diodes is forward biased and a latch-up may occur. A maximum source impedance of 10 k $\!\Omega$ is recommended for the analog sources. Any external component connected to an analog input pin, such as a capacitor or a Zener diode, should have very little leakage current.

FIGURE 10-4: ANALOG INPUT MODE




TABLE 10-1: REGISTERS ASSOCIATED WITH COMPARATOR MODULE

Address	Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Value on POR	Value on All Other Resets
1Fh	CMCON	C2OUT	C1OUT	C2INV	C1NV	CIS	CM2	CM1	CM0	0000 0000	0000 0000
0Bh, 8Bh, 10Bh, 18Bh	INTCON	GIE	PEIE	TOIE	INTE	RBIE	TOIF	INTF	RBIF	0000 000x	0000 000u
0Ch	PIR1	EEIF	CMIF	RCIF	TXIF	_	CCP1IF	TMR2IF	TMR1IF	0000 -000	0000 -000
8Ch	PIE1	EEIE	CMIE	RCIE	TXIE	_	CCP1IE	TMR2IE	TMR1IE	0000 -000	0000 -000
85h	TRISA	TRISA7	TRISA6	TRISA5	TRISA4	TRISA3	TRISA2	TRISA1	TRISA0	1111 1111	1111 1111

Legend: x = Unknown, u = Unchanged, - = Unimplemented, read as '0'

11.0 VOLTAGE REFERENCE MODULE

The Voltage Reference module consists of a 16-tap resistor ladder network that provides a selectable voltage reference. The resistor ladder is segmented to provide two ranges of VREF values and has a power-down function to conserve power when the reference is not being used. The VRCON register controls the operation of the reference as shown in Figure 11-1. The block diagram is given in Figure 11-1.

11.1 Voltage Reference Configuration

The Voltage Reference module can output 16 distinct voltage levels for each range.

The equations used to calculate the output of the Voltage Reference module are as follows:

if
$$VRR = 1$$
:

$$VREF = \frac{VR < 3:0>}{24} \times VDD$$

if VRR = 0:

$$VREF = \left(VDD \times \frac{I}{4}\right) + \frac{VR < 3:0>}{32} \times VDD$$

The setting time of the Voltage Reference module must be considered when changing the VREF output (Table 17-3). Example 11-1 demonstrates how voltage reference is configured for an output voltage of 1.25V with VDD = 5.0V.

REGISTER 11-1: VRCON – VOLTAGE REFERENCE CONTROL REGISTER (ADDRESS: 9Fh)

	R/W-0	R/W-0	R/W-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0
	VREN	VROE	VRR	VRR — VR		VR2	VR1	VR0
hit 7								

bit 7 **VREN**: VREF Enable bit

1 = VREF circuit powered on

0 = VREF circuit powered down, no IDD drain

bit 6 VROE: VREF Output Enable bit

1 = VREF is output on RA2 pin

0 = VREF is disconnected from RA2 pin

bit 5 VRR: VREF Range Selection bit

1 = Low range

0 = High range

bit 4 Unimplemented: Read as '0'

bit 3-0 **VR<3:0>**: VREF Value Selection bits $0 \le VR < 3:0 > \le 15$

When VRR = 1: VREF = (VR < 3:0 > / 24) * VDD


When VRR = 0: VREF = 1/4 * VDD + (VR<3:0>/32) * VDD

Legend:

R = Readable bit W = Writable bit U = Unimplemented bit, read as '0' -n = Value at POR '1' = Bit is set '0' = Bit is cleared x = Bit is unknown

© 2007 Microchip Technology Inc.

FIGURE 11-1: VOLTAGE REFERENCE BLOCK DIAGRAM



EXAMPLE 11-1: VOLTAGE REFERENCE CONFIGURATION

MOVLW	0x02	;4 Inputs Muxed
MOVWF	CMCON	;to 2 comps.
BSF	STATUS, RPO	;go to Bank 1
MOVLW	0x07	;RA3-RA0 are
MOVWF	TRISA	;outputs
MOVLW	0xA6	;enable VREF
MOVWF	VRCON	;low range set VR<3:0>=6
BCF	STATUS, RPO	;go to Bank 0
CALL	DELAY10	;10µs delay
1		

11.2 Voltage Reference Accuracy/Error

The full range of Vss to VDD cannot be realized due to the construction of the module. The transistors on the top and bottom of the resistor ladder network (Figure 11-1) keep VREF from approaching Vss or VDD. The Voltage Reference module is VDD derived and therefore, the VREF output changes with fluctuations in VDD. The tested absolute accuracy of the Voltage Reference module can be found in Table 17-3.

11.3 Operation During Sleep

When the device wakes up from Sleep through an interrupt or a Watchdog Timer time out, the contents of the VRCON register are not affected. To minimize current consumption in Sleep mode, the Voltage Reference module should be disabled.

11.4 Effects of a Reset

A device Reset disables the Voltage Reference module by clearing bit VREN (VRCON<7>). This Reset also disconnects the reference from the RA2 pin by clearing bit VROE (VRCON<6>) and selects the high voltage range by clearing bit VRR (VRCON<5>). The VREF value select bits, VRCON<3:0>, are also cleared.

11.5 Connection Considerations

The Voltage Reference module operates independently of the Comparator module. The output of the reference generator may be connected to the RA2 pin if the TRISA<2> bit is set and the VROE bit, VRCON<6>, is set. Enabling the Voltage Reference module output onto the RA2 pin with an input signal present will increase current consumption. Connecting RA2 as a digital output with VREF enabled will also increase current consumption.

The RA2 pin can be used as a simple D/A output with limited drive capability. Due to the limited drive capability, a buffer must be used in conjunction with the Voltage Reference module output for external connections to VREF. Figure 11-2 shows an example buffering technique.

FIGURE 11-2: VOLTAGE REFERENCE OUTPUT BUFFER EXAMPLE




TABLE 11-1: REGISTERS ASSOCIATED WITH VOLTAGE REFERENCE

Address	Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Value On POR	Value On All Other Resets
9Fh	VRCON	VREN	VROE	VRR	_	VR3	VR2	VR1	VR0	000- 0000	000- 0000
1Fh	CMCON	C2OUT	C10UT	C2INV	C1INV	CIS	CM2	CM1	CM0	0000 0000	0000 0000
85h	TRISA	TRISA7	TRISA6	TRISA5	TRISA4	TRISA3	TRISA2	TRISA1	TRISA0	1111 1111	1111 1111

Legend: - = Unimplemented, read as '0'.

NOTES:

12.0 UNIVERSAL SYNCHRONOUS ASYNCHRONOUS RECEIVER TRANSMITTER (USART) MODULE

The Universal Synchronous Asynchronous Receiver Transmitter (USART) is also known as a Serial Communications Interface (SCI). The USART can be configured as a full-duplex asynchronous system that can communicate with peripheral devices such as CRT terminals and personal computers, or it can be configured as a half-duplex synchronous system that can communicate with peripheral devices such as A/D or D/A integrated circuits, Serial EEPROMs, etc.

The USART can be configured in the following modes:

- Asynchronous (full-duplex)
- Synchronous Master (half-duplex)
- Synchronous Slave (half-duplex)

Bit SPEN (RCSTA<7>) and bits TRISB<2:1> have to be set in order to configure pins RB2/TX/CK and RB1/RX/DT as the Universal Synchronous Asynchronous Receiver Transmitter.

Register 12-1 shows the Transmit Status and Control Register (TXSTA) and Register 12-2 shows the Receive Status and Control Register (RCSTA).

REGISTER 12-1: TXSTA – TRANSMIT STATUS AND CONTROL REGISTER (ADDRESS: 98h)

R/W-0	R/W-0	R/W-0	R/W-0	U-0	R/W-0	R-1	R/W-0
CSRC	TX9	TXEN	SYNC	_	BRGH	TRMT	TX9D
bit 7							bit 0

bit 7 CSRC: Clock Source Select bit

Asynchronous mode

Don't care

Synchronous mode

- 1 = Master mode (Clock generated internally from BRG)
- 0 = Slave mode (Clock from external source)
- bit 6 TX9: 9-bit Transmit Enable bit
 - 1 = Selects 9-bit transmission
 - 0 = Selects 8-bit transmission
- bit 5 **TXEN**: Transmit Enable bit⁽¹⁾
 - 1 = Transmit enabled
 - 0 = Transmit disabled
- bit 4 SYNC: USART Mode Select bit
 - 1 = Synchronous mode
 - 0 = Asynchronous mode
- bit 3 Unimplemented: Read as '0'
- bit 2 BRGH: High Baud Rate Select bit

Asynchronous mode

- 1 = High speed
- 0 = Low speed

Synchronous mode

Unused in this mode

bit 1 TRMT: Transmit Shift Register Status bit

1 = TSR empty

0 = TSR full

bit 0 **TX9D**: 9th bit of transmit data. Can be parity bit.

Note 1: SREN/CREN overrides TXEN in SYNC mode.

Legend:

R = Readable bit W = Writable bit U = Unimplemented bit, read as '0'
-n = Value at POR '1' = Bit is set '0' = Bit is cleared x = Bit is unknown

REGISTER 12-2: RCSTA - RECEIVE STATUS AND CONTROL REGISTER (ADDRESS: 18h)

R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R-0	R-0	R-x
SPEN	RX9	SREN	CREN	ADEN	FERR	OERR	RX9D
bit 7							bit 0

bit 0

bit 7 SPEN: Serial Port Enable bit

(Configures RB1/RX/DT and RB2/TX/CK pins as serial port pins when bits TRISB<2:1> are set)

1 = Serial port enabled

0 = Serial port disabled

bit 6 RX9: 9-bit Receive Enable bit

1 = Selects 9-bit reception

0 = Selects 8-bit reception

bit 5 SREN: Single Receive Enable bit

Asynchronous mode:

Don't care

Synchronous mode - master:

1 = Enables single receive

0 = Disables single receive

This bit is cleared after reception is complete.

Synchronous mode - slave:

Unused in this mode

bit 4 CREN: Continuous Receive Enable bit

Asynchronous mode:

1 = Enables continuous receive

0 = Disables continuous receive

Synchronous mode:

1 = Enables continuous receive until enable bit CREN is cleared (CREN overrides SREN)

0 = Disables continuous receive

ADEN: Address Detect Enable bit bit 3

Asynchronous mode 9-bit (RX9 = 1):

1 = Enables address detection, enable interrupt and load of the receive buffer when RSR<8>

0 = Disables address detection, all bytes are received, and ninth bit can be used as parity bit Asynchronous mode 8-bit (RX9 = 0):

Unused in this mode

Synchronous mode

Unused in this mode

bit 2 **FERR**: Framing Error bit

1 = Framing error (Can be updated by reading RCREG register and receive next valid byte)

0 = No framing error

bit 1 **OERR**: Overrun Error bit

1 = Overrun error (Can be cleared by clearing bit CREN)

0 = No overrun error

RX9D: 9th bit of received data (Can be parity bit) bit 0

Legend:

R = Readable bit W = Writable bit U = Unimplemented bit, read as '0' -n = Value at POR '1' = Bit is set '0' = Bit is cleared x = Bit is unknown

12.1 USART Baud Rate Generator (BRG)

The BRG supports both the Asynchronous and Synchronous modes of the USART. It is a dedicated 8-bit baud rate generator. The SPBRG register controls the period of a free running 8-bit timer. In Asynchronous mode, bit BRGH (TXSTA<2>) also controls the baud rate. In Synchronous mode, bit BRGH is ignored. Table 12-1 shows the formula for computation of the baud rate for different USART modes, which only apply in Master mode (internal clock).

Given the desired baud rate and Fosc, the nearest integer value for the SPBRG register can be calculated using the formula in Table 12-1. From this, the error in baud rate can be determined.

Example 12-1 shows the calculation of the baud rate error for the following conditions:

Fosc = 16 MHz

Desired Baud Rate = 9600

BRGH = 0

SYNC = 0

EQUATION 12-1: CALCULATING BAUD RATE ERROR

Desired Baud Rate =
$$\frac{Fosc}{64(x+1)}$$

$$9600 = \frac{16000000}{64(x+1)}$$

$$x = 25.042$$

Calculated Baud Rate =
$$\frac{16000000}{64(25+1)}$$
 = 9615

$$Error = \frac{(Calculated\ Baud\ Rate\ -\ Desired\ Baud\ Rate)}{Desired\ Baud\ Rate}$$

$$=\frac{9615-9600}{9600}=0.16\%$$

It may be advantageous to use the high baud rate (BRGH = 1) even for slower baud clocks. This is because the Fosc/(16(X + 1)) equation can reduce the baud rate error in some cases.

Writing a new value to the SPBRG register causes the BRG timer to be reset (or cleared) and ensures the BRG does not wait for a timer overflow before outputting the new baud rate.

The data on the RB1/RX/DT pin is sampled three times by a majority detect circuit to determine if a high or a low level is present at the RX pin.

TABLE 12-1: BAUD RATE FORMULA

SYNC	BRGH = 0 (Low Speed)	BRGH = 1 (High Speed)
0	(Asynchronous) Baud Rate = Fosc/(64(X+1))	Baud Rate = Fosc/(16(X+1))
1	(Synchronous) Baud Rate = Fosc/(4(X+1))	NA

Legend: X = value in SPBRG (0 to 255)

TABLE 12-2: REGISTERS ASSOCIATED WITH BAUD RATE GENERATOR

Address	Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Value on POR	Value on all other Resets
98h	TXSTA	CSRC	TX9	TXEN	SYNC	_	BRGH	TRMT	TX9D	0000 -010	0000 -010
18h	RCSTA	SPEN	RX9	SREN	CREN	ADEN	FERR	OERR	RX9D	0000 000x	0000 000x
99h	SPBRG	Baud Ra	te Genera	ator Regis	ster		0000 0000	0000 0000			

Legend: x = unknown, - = unimplemented read as '0'. Shaded cells are not used for the BRG.

TABLE 12-3: BAUD RATES FOR SYNCHRONOUS MODE

BAUD	Fosc = 20 N	ЛНz	SPBRG	16 MHz		SPBRG	10 MHz		SPBRG
RATE (K)	KBAUD	ERROR	value (decimal)	KBAUD	ERROR	value (decimal)	KBAUD	ERROR	value (decimal)
0.3	NA	_	_	NA	_	_	NA	_	_
1.2	NA	_	_	NA	_	_	NA	_	_
2.4	NA	_	_	NA	_	_	NA	_	_
9.6	NA	_	_	NA	_	_	9.766	+1.73%	255
19.2	19.53	+1.73%	255	19.23	+0.16%	207	19.23	+0.16%	129
76.8	76.92	+0.16%	64	76.92	+0.16%	51	75.76	-1.36%	32
96	96.15	+0.16%	51	95.24	-0.79%	41	96.15	+0.16%	25
300	294.1	-1.96	16	307.69	+2.56%	12	312.5	+4.17%	7
500	500	0	9	500	0	7	500	0	4
HIGH	5000	_	0	4000	_	0	2500	_	0
LOW	19.53	_	255	15.625	_	255	9.766	_	255

BAUD	Fosc = 7.15	909 MHz	SPBRG	5.0688 MHz	5.0688 MHz		4 MHz		SPBRG
RATE (K)	KBAUD	ERROR	value (decimal)	KBAUD	ERROR	value (decimal)	KBAUD	ERROR	value (decimal)
0.3	NA	_	_	NA	_	_	NA	_	_
1.2	NA	_	_	NA	_	_	NA	_	_
2.4	NA	_	_	NA	_	_	NA	_	_
9.6	9.622	+0.23%	185	9.6	0	131	9.615	+0.16%	103
19.2	19.24	+0.23%	92	19.2	0	65	19.231	+0.16%	51
76.8	77.82	+1.32	22	79.2	+3.13%	15	75.923	+0.16%	12
96	94.20	-1.88	18	97.48	+1.54%	12	1000	+4.17%	9
300	298.3	-0.57	5	316.8	5.60%	3	NA	_	_
500	NA	_	_	NA	_	_	NA	_	_
HIGH	1789.8	_	0	1267	_	0	100	_	0
LOW	6.991	_	255	4.950	_	255	3.906	_	255

BAUD	Fosc = 3.57	9545 MHz	SPBRG	1 MHz		SPBRG	32.768 kHz		SPBRG value
RATE (K)	KBAUD	ERROR	value (decimal)	KBAUD	ERROR	value (decimal)	KBAUD	ERROR	(decimal)
0.3	NA	_	_	NA	_	_	0.303	+1.14%	26
1.2	NA	_	_	1.202	+0.16%	207	1.170	-2.48%	6
2.4	NA	_	_	2.404	+0.16%	103	NA	_	_
9.6	9.622	+0.23%	92	9.615	+0.16%	25	NA	_	_
19.2	19.04	-0.83%	46	19.24	+0.16%	12	NA	_	_
76.8	74.57	-2.90%	11	83.34	+8.51%	2	NA	_	_
96	99.43	+3.57%	8	NA	_	_	NA	_	_
300	298.3	0.57%	2	NA	_	_	NA	_	_
500	NA	_	_	NA	_	_	NA	_	_
HIGH	894.9	_	0	250	_	0	8.192		0
LOW	3.496	_	255	0.9766	_	255	0.032	_	255

TABLE 12-4: BAUD RATES FOR ASYNCHRONOUS MODE (BRGH = 0)

BAUD	Fosc = 20 N	ЛНz	SPBRG	16 MHz		SPBRG	10 MHz		SPBRG
RATE (K)	KBAUD	ERROR	value (decimal)	KBAUD	ERROR	value (decimal)	KBAUD	ERROR	value (decimal)
0.3	NA	_	_	NA	_	_	NA	_	_
1.2	1.221	+1.73%	255	1.202	+0.16%	207	1.202	+0.16%	129
2.4	2.404	+0.16%	129	2.404	+0.16%	103	2.404	+0.16%	64
9.6	9.469	-1.36%	32	9.615	+0.16%	25	9.766	+1.73%	15
19.2	19.53	+1.73%	15	19.23	+0.16%	12	19.53	+1.73V	7
76.8	78.13	+1.73%	3	83.33	+8.51%	2	78.13	+1.73%	1
96	104.2	+8.51%	2	NA	_	_	NA	_	_
300	312.5	+4.17%	0	NA	_	_	NA	_	_
500	NA	_	_	NA	_	_	NA	_	_
HIGH	312.5	_	0	250	_	0	156.3	_	0
LOW	1.221	_	255	0.977	_	255	0.6104	_	255

BAUD	Fosc = 7.15	909 MHz	SPBRG	5.0688 MHz	SPBRG value		4 MHz		SPBRG
RATE (K)	KBAUD	ERROR	value (decimal)	KBAUD	ERROR	(decimal)	KBAUD	ERROR	value (decimal)
0.3	NA	_	_	0.31	+3.13%	255	0.3005	-0.17%	207
1.2	1.203	+0.23%	92	1.2	0	65	1.202	+1.67%	51
2.4	2.380	-0.83%	46	2.4	0	32	2.404	+1.67%	25
9.6	9.322	-2.90%	11	9.9	+3.13%	7	NA	_	_
19.2	18.64	-2.90%	5	19.8	+3.13%	3	NA	_	_
76.8	NA	_	_	79.2	+3.13%	0	NA	_	_
96	NA	_	_	NA	_	_	NA	_	_
300	NA	_	_	NA	_	_	NA	_	_
500	NA	_	_	NA	_	_	NA	_	_
HIGH	111.9	_	0	79.2	_	0	62.500	_	0
LOW	0.437	_	255	0.3094	_	255	3.906	_	255

BAUD	Fosc = 3.57	9545 MHz	SPBRG	1 MHz		SPBRG	32.768 kHz		SPBRG
RATE (K)	KBAUD	ERROR	value (decimal)	KBAUD	ERROR	value (decimal)	KBAUD	ERROR	value (decimal)
0.3	0.301	+0.23%	185	0.300	+0.16%	51	0.256	-14.67%	1
1.2	1.190	-0.83%	46	1.202	+0.16%	12	NA	_	_
2.4	2.432	+1.32%	22	2.232	-6.99%	6	NA	_	_
9.6	9.322	-2.90%	5	NA	_	_	NA	_	_
19.2	18.64	-2.90%	2	NA	_	_	NA	_	_
76.8	NA	_	_	NA	_	_	NA	_	_
96	NA	_	_	NA	_	_	NA	_	_
300	NA	_	_	NA	_	_	NA	_	_
500	NA	_	_	NA	_	_	NA	_	_
HIGH	55.93	_	0	15.63	_	0	0.512	_	0
LOW	0.2185	_	255	0.0610	_	255	0.0020	_	255

TABLE 12-5: BAUD RATES FOR ASYNCHRONOUS MODE (BRGH = 1)

BAUD	Fosc = 20 M	1Hz	SPBRG	16 MHz		SPBRG	10 MHz		SPBRG
RATE (K)	KBAUD	ERROR	value (decimal)	KBAUD	ERROR	value (decimal)	KBAUD	ERROR	value (decimal)
9600	9.615	+0.16%	129	9.615	+0.16%	103	9.615	+0.16%	64
19200	19.230	+0.16%	64	19.230	+0.16%	51	18.939	-1.36%	32
38400	37.878	-1.36%	32	38.461	+0.16%	25	39.062	+1.7%	15
57600	56.818	-1.36%	21	58.823	+2.12%	16	56.818	-1.36%	10
115200	113.636	-1.36%	10	111.111	-3.55%	8	125	+8.51%	4
250000	250	0	4	250	0	3	NA	_	_
625000	625	0	1	NA	_	_	625	0	0
1250000	1250	0	0	NA	_	_	NA	_	_

BAUD	Fosc = 7.16	MHz	SPBRG	5.068 MHz		SPBRG	4 MHz		SPBRG	
RATE (K)	KBAUD	ERROR	value (decimal)	KBAUD	ERROR	value (decimal)	KBAUD	ERROR	value (decimal)	
9600	9.520	-0.83%	46	9598.485	0.016%	32	9615.385	0.160%	25	
19200	19.454	+1.32%	22	18632.35	-2.956%	16	19230.77	0.160%	12	
38400	37.286	-2.90%	11	39593.75	3.109%	7	35714.29	-6.994%	6	
57600	55.930	-2.90%	7	52791.67	-8.348%	5	62500	8.507%	3	
115200	111.860	-2.90%	3	105583.3	-8.348%	2	125000	8.507%	1	
250000	NA	_	_	316750	26.700%	0	250000	0.000%	0	
625000	NA	_	_	NA	_	_	NA	_	_	
1250000	NA	_	_	NA	_	_	NA	_	_	

BAUD	Fosc = 3.57	9 MHz	SPBRG 1 MHz value			SPBRG	32.768 kHz		SPBRG
RATE (K)	KBAUD	ERROR	(decimal)	KBAUD	ERROR	value (decimal)	KBAUD	ERROR	value (decimal)
9600	9725.543	1.308%	22	8.928	-6.994%	6	NA	NA	NA
19200	18640.63	-2.913%	11	20833.3	8.507%	2	NA	NA	NA
38400	37281.25	-2.913%	5	31250	-18.620%	1	NA	NA	NA
57600	55921.88	-2.913%	3	62500	+8.507	0	NA	NA	NA
115200	111243.8	-2.913%	1	NA	_	_	NA	NA	NA
250000	223687.5	-10.525%	0	NA	_	_	NA	NA	NA
625000	NA	_	_	NA	_	_	NA	NA	NA
1250000	NA	_	_	NA	_	_	NA	NA	NA

12.2 USART Asynchronous Mode

In this mode, the USART uses standard non-return-to-zero (NRZ) format (one Start bit, eight or nine data bits and one Stop bit). The most common data format is 8-bit. A dedicated 8-bit baud rate generator is used to derive baud rate frequencies from the oscillator. The USART transmits and receives the LSb first. The USART's transmitter and receiver are functionally independent, but use the same data format and baud rate. The baud rate generator produces a clock either x16 or x64 of the bit shift rate, depending on bit BRGH (TXSTA<2>). Parity is not supported by the hardware, but can be implemented in software (and stored as the ninth data bit). Asynchronous mode is stopped during Sleep.

Asynchronous mode is selected by clearing bit SYNC (TXSTA<4>).

The USART Asynchronous module consists of the following important elements:

- · Baud Rate Generator
- · Sampling Circuit
- · Asynchronous Transmitter
- · Asynchronous Receiver

12.2.1 USART ASYNCHRONOUS TRANSMITTER


The USART transmitter block diagram is shown in Figure 12-1. The heart of the transmitter is the Transmit (serial) Shift Register (TSR). The shift register obtains its data from the read/write transmit buffer, TXREG. The TXREG register is loaded with data in software. The TSR register is not loaded until the Stop bit has been transmitted from the previous load. As soon as the Stop bit is transmitted, the TSR is loaded with new data from the TXREG register (if available). Once the TXREG register transfers the data to the TSR register (occurs in one Tcy), the TXREG register is empty and flag bit TXIF (PIR1<4>) is set. This interrupt can be enabled/ disabled by setting/clearing enable bit TXIE (PIE1<4>). Flag bit TXIF will be set regardless of the state of enable bit TXIE and cannot be cleared in software. It will reset only when new data is loaded into the TXREG register. While flag bit TXIF indicated the status of the TXREG register, another bit TRMT (TXSTA<1>) shows the status of the TSR register. Status bit TRMT is a read-only bit which is set when the TSR register is empty. No interrupt logic is tied to this bit, so the user has to poll this bit in order to determine if the TSR register is empty.

- **Note 1:** The TSR register is not mapped in data memory so it is not available to the user.
 - **2:** Flag bit TXIF is set when enable bit TXEN is set.

Transmission is enabled by setting enable bit TXEN (TXSTA<5>). The actual transmission will not occur until the TXREG register has been loaded with data and the Baud Rate Generator (BRG) has produced a shift clock (Figure 12-1). The transmission can also be started by first loading the TXREG register and then setting enable bit TXEN. Normally when transmission is first started, the TSR register is empty, so a transfer to the TXREG register will result in an immediate transfer to TSR resulting in an empty TXREG. A back-to-back transfer is thus possible (Figure 12-3). Clearing enable bit TXEN during a transmission will cause the transmission to be aborted and will reset the transmitter. As a result the RB2/TX/CK pin will revert to high-impedance.

In order to select 9-bit transmission, transmit bit TX9 (TXSTA<6>) should be set and the ninth bit should be written to TX9D (TXSTA<0>). The ninth bit must be written before writing the 8-bit data to the TXREG register. This is because a data write to the TXREG register can result in an immediate transfer of the data to the TSR register (if the TSR is empty). In such a case, an incorrect ninth data bit may be loaded in the TSR register.

FIGURE 12-1: USART TRANSMIT BLOCK DIAGRAM



Follow these steps when setting up an Asynchronous Transmission:

- TRISB<1> and TRISB<2> should both be set to '1' to configure the RB1/RX/DT and RB2/TX/CK pins as inputs. Output drive, when required, is controlled by the peripheral circuitry.
- Initialize the SPBRG register for the appropriate baud rate. If a high-speed baud rate is desired, set bit BRGH. (Section 12.1 "USART Baud Rate Generator (BRG)").
- Enable the asynchronous serial port by clearing bit SYNC and setting bit SPEN.
- If interrupts are desired, then set enable bit TXIE.
- If 9-bit transmission is desired, then set transmit bit TX9.
- Enable the transmission by setting bit TXEN, which will also set bit TXIF.
- If 9-bit transmission is selected, the ninth bit should be loaded in bit TX9D.
- 8. Load data to the TXREG register (starts transmission).

FIGURE 12-2: ASYNCHRONOUS TRANSMISSION




FIGURE 12-3: ASYNCHRONOUS TRANSMISSION (BACK TO BACK)




TABLE 12-6: REGISTERS ASSOCIATED WITH ASYNCHRONOUS TRANSMISSION

Address	Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Value on POR	Value on all other Resets
0Ch	PIR1	EEIF	CMIF	RCIF	TXIF		CCP1IF	TMR2IF	TMR1IF	0000 -000	0000 -000
18h	RCSTA	SPEN	RX9	SREN	CREN	ADEN	FERR	OERR	RX9D	0000 000x	0000 000x
19h	TXREG	USART Trai	nsmit Da	ta Registe	er					0000 0000	0000 0000
8Ch	PIE1	EEIE	CMIE	RCIE	TXIE	_	CCP1IE	TMR2IE	TMR1IE	0000 -000	0000 -000
98h	TXSTA	CSRC	TX9	TXEN	SYNC	_	BRGH	TRMT	TX9D	0000 -010	0000 -010
99h	SPBRG Baud Rate Generator Register									0000 0000	0000 0000

Legend: x = unknown, - = unimplemented locations read as '0'.

Shaded cells are not used for Asynchronous Transmission.

12.2.2 USART ASYNCHRONOUS RECEIVER

The receiver block diagram is shown in Figure 12-4. The data is received on the RB1/RX/DT pin and drives the data recovery block. The data recovery block is actually a high-speed shifter operating at x16 times the baud rate, whereas the main receive serial shifter operates at the bit rate or at Fosc.

When Asynchronous mode is selected, reception is enabled by setting bit CREN (RCSTA<4>).

The heart of the receiver is the Receive (serial) Shift Register (RSR). After sampling the Stop bit, the received data in the RSR is transferred to the RCREG register (if it is empty). If the transfer is complete, flag bit RCIF (PIR1<5>) is set. The actual interrupt can be enabled/disabled by setting/clearing enable bit RCIE (PIE1<5>). Flag bit RCIF is a read-only bit, which is cleared by the hardware. It is cleared when the RCREG register has been read and is empty. The RCREG is a

double buffered register (i.e., it is a two-deep FIFO). It is possible for two bytes of data to be received and transferred to the RCREG FIFO and a third byte begin shifting to the RSR register. On the detection of the Stop bit of the third byte, if the RCREG register is still full, then overrun error bit OERR (RCSTA<1>) will be set. The word in the RSR will be lost. The RCREG register can be read twice to retrieve the two bytes in the FIFO. Overrun bit OERR has to be cleared in software. This is done by resetting the receive logic (CREN is cleared and then set). If bit OERR is set, transfers from the RSR register to the RCREG register are inhibited, so it is essential to clear error bit OERR if it is set. Framing error bit FERR (RCSTA<2>) is set if a Stop bit is detected as clear. Bit FERR and the 9th receive bit are buffered the same way as the receive data. Reading the RCREG, will load bits RX9D and FERR with new values, therefore it is essential for the user to read the RCSTA register before reading RCREG register in order not to lose the old FERR and RX9D information.

FIGURE 12-4: USART RECEIVE BLOCK DIAGRAM




FIGURE 12-5: ASYNCHRONOUS RECEPTION WITH ADDRESS DETECT




FIGURE 12-6: ASYNCHRONOUS RECEPTION WITH ADDRESS BYTE FIRST

(receive buffer) because ADEN was not updated (still = 1) and bit 8 = 0.





FIGURE 12-7: ASYNCHRONOUS RECEPTION WITH ADDRESS BYTE FIRST FOLLOWED BY VALID DATA BYTE



This timing diagram shows an address byte followed by an data byte. The data byte is read into the RCREG (Receive Buffer) because ADEN was updated after an address match, and was cleared to a '0', so the contents of the Receive Shift Register (RSR) are read into the Receive Buffer regardless of the value of bit 8.

Follow these steps when setting up an Asynchronous Reception:

- TRISB<1> and TRISB<2> should both be set to '1' to configure the RB1/RX/DT and RB2/TX/CK pins as inputs. Output drive, when required, is controlled by the peripheral circuitry.
- Initialize the SPBRG register for the appropriate baud rate. If a high-speed baud rate is desired, set bit BRGH. (Section 12.1 "USART Baud Rate Generator (BRG)").
- Enable the asynchronous serial port by clearing bit SYNC and setting bit SPEN.
- If interrupts are desired, then set enable bit RCIE.
- 5. If 9-bit reception is desired, then set bit RX9.
- 6. Enable the reception by setting bit CREN.
- Flag bit RCIF will be set when reception is complete and an interrupt will be generated if enable bit RCIE was set.
- 8. Read the RCSTA register to get the ninth bit (if enabled) and determine if any error occurred during reception.
- Read the 8-bit received data by reading the RCREG register.
- 10. If an OERR error occurred, clear the error by clearing enable bit CREN.

TABLE 12-7: REGISTERS ASSOCIATED WITH ASYNCHRONOUS RECEPTION

Address	Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Value PO	-	Valu all o Res	ther
0Ch	PIR1	EEIF	CMIF	RCIF	TXIF	_	CCP1IF	TMR2IF	TMR1IF	0000	-000	0000	-000
18h	RCSTA	SPEN	RX9	SREN	CREN	ADEN	FERR	OERR	RX9D	0000	x000	0000	000x
1Ah	RCREG	USART R	eceive D	ata Regi	ster					0000	0000	0000	0000
8Ch	PIE1	EEIE	CMIE	RCIE	TXIE	_	CCP1IE	TMR2IE	TMR1IE	0000	-000	0000	-000
98h	TXSTA	CSRC	TX9	TXEN	SYNC	_	BRGH	TRMT	TX9D	0000	-010	0000	-010
99h	SPBRG	Baud Rate	ud Rate Generator Register								0000	0000	0000

Legend: x = unknown, - = unimplemented locations read as '0'. Shaded cells are not used for asynchronous reception.

12.3 USART Address Detect Function

12.3.1 USART 9-BIT RECEIVER WITH ADDRESS DETECT

When the RX9 bit is set in the RCSTA register, 9 bits are received and the ninth bit is placed in the RX9D bit of the RCSTA register. The USART module has a special provision for multiprocessor communication. Multiprocessor communication is enabled by setting the ADEN bit (RCSTA<3>) along with the RX9 bit. The port is now programmed such that when the last bit is received, the contents of the Receive Shift Register (RSR) are transferred to the receive buffer, the ninth bit of the RSR (RSR<8>) is transferred to RX9D, and the receive interrupt is set if and only if RSR<8> = 1. This feature can be used in a multiprocessor system as follows:

A master processor intends to transmit a block of data to one of many slaves. It must first send out an address byte that identifies the target slave. An address byte is identified by setting the ninth bit (RSR<8>) to a '1' (instead of a '0' for a data byte). If the ADEN and RX9 bits are set in the slave's RCSTA register, enabling multiprocessor communication, all data bytes will be ignored. However, if the ninth received bit is equal to a '1', indicating that the received byte is an address, the slave will be interrupted and the contents of the RSR register will be transferred into the receive buffer. This allows the slave to be interrupted only by addresses, so that the slave can examine the received byte to see if it is being addressed. The addressed slave will then clear its ADEN bit and prepare to receive data bytes from the master.

When ADEN is enabled (= 1), all data bytes are ignored. Following the Stop bit, the data will not be loaded into the receive buffer, and no interrupt will occur. If another byte is shifted into the RSR register, the previous data byte will be lost.

The ADEN bit will only take effect when the receiver is configured in 9-bit mode (RX9 = 1). When ADEN is disabled (= 0), all data bytes are received and the 9th bit can be used as the parity bit.

The receive block diagram is shown in Figure 12-4.

Reception is enabled by setting bit CREN (RCSTA<4>).

12.3.1.1 Setting up 9-bit mode with Address Detect

Follow these steps when setting up Asynchronous Reception with Address Detect Enabled:

- TRISB<1> and TRISB<2> should both be set to '1' to configure the RB1/RX/DT and RB2/TX/CK pins as inputs. Output drive, when required, is controlled by the peripheral circuitry.
- Initialize the SPBRG register for the appropriate baud rate. If a high-speed baud rate is desired, set bit BRGH.
- Enable asynchronous communication by setting or clearing bit SYNC and setting bit SPEN.
- 4. If interrupts are desired, then set enable bit RCIE.
- 5. Set bit RX9 to enable 9-bit reception.
- 6. Set ADEN to enable address detect.
- 7. Enable the reception by setting enable bit CREN or SREN.
- Flag bit RCIF will be set when reception is complete and an interrupt will be generated if enable bit RCIE was set.
- Read the 8-bit received data by reading the RCREG register to determine if the device is being addressed.
- If an OERR error occurred, clear the error by clearing enable bit CREN if it was already set.
- 11. If the device has been addressed (RSR<8> = 1 with address match enabled), clear the ADEN and RCIF bits to allow data bytes and address bytes to be read into the receive buffer and interrupt the CPU.

TABLE 12-8: REGISTERS ASSOCIATED WITH ASYNCHRONOUS RECEPTION

Address	Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Value on POR	Value on all other Resets
0Ch	PIR1	EEIF	CMIF	RCIF	TXIF	_	CCP1IF	TMR2IF	TMR1IF	0000 -000	0000 -000
18h	RCSTA	SPEN	RX9	SREN	CREN	ADEN	FERR	OERR	RX9D	0000 000x	0000 000x
1Ah	RCREG	USART	Receive	Data Re	gister					0000 0000	0000 0000
8Ch	PIE1	EEIE	CMIE	RCIE	TXIE	_	CCP1IE	TMR2IE	TMR1IE	0000 -000	0000 -000
98h	TXSTA	CSRC	TX9	TXEN	SYNC	_	BRGH	TRMT	TX9D	0000 -010	0000 -010
99h	SPBRG	Baud Ra	ate Gene	erator Reg	•	0000 0000	0000 0000				

Legend: x = unknown, - = unimplemented locations read as '0'. Shaded cells are not used for asynchronous reception.

12.4 USART Synchronous Master Mode

In Synchronous Master mode, the data is transmitted in a half-duplex manner (i.e., transmission and reception do not occur at the same time). When transmitting data, the reception is inhibited and vice versa. Synchronous mode is entered by setting bit SYNC (TXSTA<4>). In addition enable bit SPEN (RCSTA<7>) is set in order to configure the RB2/TX/CK and RB1/RX/DT I/O pins to CK (clock) and DT (data) lines, respectively. The Master mode indicates that the processor transmits the master clock on the CK line. The Master mode is entered by setting bit CSRC (TXSTA<7>).

12.4.1 USART SYNCHRONOUS MASTER TRANSMISSION

The USART transmitter block diagram is shown in Figure 12-1. The heart of the transmitter is the Transmit (serial) Shift Register (TSR). The shift register obtains its data from the read/write transmit buffer register, TXREG. The TXREG register is loaded with data in software. The TSR register is not loaded until the last bit has been transmitted from the previous load. As soon as the last bit is transmitted, the TSR is loaded with new data from the TXREG (if available). Once the TXREG register transfers the data to the TSR register (occurs in one Tcycle), the TXREG is empty and interrupt bit, TXIF (PIR1<4>) is set. The interrupt can be enabled/disabled by setting/clearing enable bit TXIE (PIE1<4>). Flag bit TXIF will be set regardless of the state of enable bit TXIE and cannot be cleared in software. It will reset only when new data is loaded into the TXREG register. While flag bit TXIF indicates the status of the TXREG register, another bit TRMT (TXSTA<1>) shows the status of the TSR register. TRMT is a read-only bit which is set when the TSR is empty. No interrupt logic is tied to this bit, so the user has to poll this bit in order to determine if the TSR register is empty. The TSR is not mapped in data memory so it is not available to the user.

Transmission is enabled by setting enable bit TXEN (TXSTA<5>). The actual transmission will not occur until the TXREG register has been loaded with data. The first data bit will be shifted out on the next available rising edge of the clock on the CK line. Data out is stable around the falling edge of the synchronous clock (Figure 12-8). The transmission can also be started by first loading the TXREG register and then setting bit TXEN (Figure 12-9). This is advantageous when slow baud rates are selected, since the BRG is kept in Reset when bits TXEN, CREN and SREN are clear. Setting enable bit TXEN will start the BRG, creating a shift clock immediately. Normally, when transmission is first started, the TSR register is empty, so a transfer to the TXREG register will result in an immediate transfer to TSR resulting in an empty TXREG. Back-to-back transfers are possible.

Clearing enable bit TXEN during a transmission will cause the transmission to be aborted and will reset the transmitter. The DT and CK pins will revert to highimpedance. If either bit CREN or bit SREN is set during a transmission, the transmission is aborted and the DT pin reverts to a high-impedance state (for a reception). The CK pin will remain an output if bit CSRC is set (internal clock). The transmitter logic however is not reset although it is disconnected from the pins. In order to reset the transmitter, the user has to clear bit TXEN. If bit SREN is set (to interrupt an on-going transmission and receive a single word), then after the single word is received, bit SREN will be cleared and the serial port will revert back to transmitting since bit TXEN is still set. The DT line will immediately switch from high-impedance Receive mode to transmit and start driving. To avoid this, bit TXEN should be cleared.

In order to select 9-bit transmission, the TX9 (TXSTA<6>) bit should be set and the ninth bit should be written to bit TX9D (TXSTA<0>). The ninth bit must be written before writing the 8-bit data to the TXREG register. This is because a data write to the TXREG can result in an immediate transfer of the data to the TSR register (if the TSR is empty). If the TSR was empty and the TXREG was written before writing the "new" TX9D, the "present" value of bit TX9D is loaded.

Follow these steps when setting up a Synchronous Master Transmission:

- 1. TRISB<1> and TRISB<2> should both be set to '1' to configure the RB1/RX/DT and RB2/TX/CK pins as inputs. Output drive, when required, is controlled by the peripheral circuitry.
- Initialize the SPBRG register for the appropriate baud rate (Section 12.1 "USART Baud Rate Generator (BRG)").
- Enable the synchronous master serial port by setting bits SYNC, SPEN and CSRC.
- If interrupts are desired, then set enable bit TXIE.
- 5. If 9-bit transmission is desired, then set bit TX9.
- 6. Enable the transmission by setting bit TXEN.
- If 9-bit transmission is selected, the ninth bit should be loaded in bit TX9D.
- Start each transmission by loading data to the TXREG register.

TABLE 12-9: REGISTERS ASSOCIATED WITH SYNCHRONOUS MASTER TRANSMISSION

Address	Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Value on POR	Value on all other Resets
0Ch	PIR1	EEIF	CMIF	RCIF	TXIF	_	CCP1IF	TMR2IF	TMR1IF	0000 -000	0000 -000
18h	RCSTA	SPEN	RX9	SREN	CREN	ADEN	FERR	OERR	RX9D	0000 000x	0000 000x
19h	TXREG	USART T	ransmit	Data Re	gister					0000 0000	0000 0000
8Ch	PIE1	EEIE	CMIE	RCIE	TXIE	_	CCP1IE	TMR2IE	TMR1IE	0000 -000	0000 -000
98h	TXSTA	CSRC	TX9	TXEN	TX9D	0000 -010	0000 -010				
99h	SPBRG	Baud Rat	te Gener	ator Re	•	0000 0000	0000 0000				

Legend: x = unknown, - = unimplemented, read as '0'. Shaded cells are not used for synchronous master transmission.

FIGURE 12-8: SYNCHRONOUS TRANSMISSION





FIGURE 12-9: SYNCHRONOUS TRANSMISSION (THROUGH TXEN)



12.4.2 USART SYNCHRONOUS MASTER RECEPTION

Once Synchronous mode is selected, reception is enabled by setting either enable bit SREN (RCSTA<5>) or enable bit CREN (RCSTA<4>). Data is sampled on the RB1/RX/DT pin on the falling edge of the clock. If enable bit SREN is set, then only a single word is received. If enable bit CREN is set, the reception is continuous until CREN is cleared. If both bits are set, then CREN takes precedence. After clocking the last bit, the received data in the Receive Shift Register (RSR) is transferred to the RCREG register (if it is empty). When the transfer is complete, interrupt flag bit RCIF (PIR1<5>) is set. The actual interrupt can be enabled/disabled by setting/clearing enable bit RCIE (PIE1<5>). Flag bit RCIF is a read-only bit which is reset by the hardware. In this case, it is reset when the RCREG register has been read and is empty. The RCREG is a double buffered register (i.e., it is a twodeep FIFO). It is possible for two bytes of data to be received and transferred to the RCREG FIFO and a third byte to begin shifting into the RSR register. On the clocking of the last bit of the third byte, if the RCREG register is still full, then overrun error bit OERR (RCSTA<1>) is set. The word in the RSR will be lost. The RCREG register can be read twice to retrieve the two bytes in the FIFO. Bit OERR has to be cleared in software (by clearing bit CREN). If bit OERR is set, transfers from the RSR to the RCREG are inhibited, so it is essential to clear bit OERR if it is set. The 9th receive bit is buffered the same way as the receive data. Reading the RCREG register, will load bit RX9D with a new value, therefore it is essential for the user to read the RCSTA register before reading RCREG in order not to lose the old RX9D information.


Follow these steps when setting up a Synchronous Master Reception:

- TRISB<1> and TRISB<2> should both be set to '1' to configure the RB1/RX/DT and RB2/TX/CK pins as inputs. Output drive, when required, is controlled by the peripheral circuitry.
- Initialize the SPBRG register for the appropriate baud rate. (Section 12.1 "USART Baud Rate Generator (BRG)").
- Enable the synchronous master serial port by setting bits SYNC, SPEN and CSRC.
- 4. Ensure bits CREN and SREN are clear.
- If interrupts are desired, then set enable bit RCIE.
- If 9-bit reception is desired, then set bit RX9.
- 7. If a single reception is required, set bit SREN. For continuous reception, set bit CREN.
- Interrupt flag bit RCIF will be set when reception is complete and an interrupt will be generated if enable bit RCIE was set.
- Read the RCSTA register to get the ninth bit (if enabled) and determine if any error occurred during reception.
- Read the 8-bit received data by reading the RCREG register.
- 11. If an OERR error occurred, clear the error by clearing bit CREN.

TABLE 12-10: REGISTERS ASSOCIATED WITH SYNCHRONOUS MASTER RECEPTION

Address	Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Value on: POR	Value on all other Resets
0Ch	PIR1	EEIF	CMIF	RCIF	TXIF	_	CCP1IF	TMR2IF	TMR1IF	0000 -000	0000 -000
18h	RCSTA	SPEN	RX9	SREN	CREN	ADEN	FERR	OERR	RX9D	0000 000x	0000 000x
1Ah	RCREG	USART I	Receive	Data Re	gister					0000 0000	0000 0000
8Ch	PIE1	EPIE	CMIE	RCIE	TXIE	_	CCP1IE	TMR2IE	TMR1IE	-000 0000	-000 -000
98h	TXSTA	CSRC	RC TX9 TXEN SYNC — BRGH TRMT TX9							0000 -010	0000 -010
99h	SPBRG	Baud Ra	aud Rate Generator Register							0000 0000	0000 0000

Legend: x = unknown, - = unimplemented read as '0'. Shaded cells are not used for synchronous master reception.



12.5 USART Synchronous Slave Mode

Synchronous Slave mode differs from the Master mode in the fact that the shift clock is supplied externally at the RB2/TX/CK pin (instead of being supplied internally in Master mode). This allows the device to transfer or receive data while in Sleep mode. Slave mode is entered by clearing bit CSRC (TXSTA<7>).

12.5.1 USART SYNCHRONOUS SLAVE TRANSMIT

The operation of the Synchronous Master and Slave modes are identical except in the case of the Sleep mode.

If two words are written to the TXREG and then the SLEEP instruction is executed, the following will occur:

- The first word will immediately transfer to the TSR register and transmit.
- b) The second word will remain in TXREG register.
- c) Flag bit TXIF will not be set.
- d) When the first word has been shifted out of TSR, the TXREG register will transfer the second word to the TSR and flag bit TXIF will now be set.
- e) If enable bit TXIE is set, the interrupt will wake the chip from Sleep and if the global interrupt is enabled, the program will branch to the interrupt vector (0004h).

Follow these steps when setting up a Synchronous Slave Transmission:

- TRISB<1> and TRISB<2> should both be set to '1' to configure the RB1/RX/DT and RB2/TX/CK pins as inputs. Output drive, when required, is controlled by the peripheral circuitry.
- Enable the synchronous slave serial port by setting bits SYNC and SPEN and clearing bit CSRC.
- 3. Clear bits CREN and SREN.
- 4. If interrupts are desired, then set enable bit TXIE.
- 5. If 9-bit transmission is desired, then set bit TX9.
- Enable the transmission by setting enable bit TXEN.
- If 9-bit transmission is selected, the ninth bit should be loaded in bit TX9D.
- Start transmission by loading data to the TXREG register.

12.5.2 USART SYNCHRONOUS SLAVE RECEPTION

The operation of the Synchronous Master and Slave modes is identical except in the case of the Sleep mode. Also, bit SREN is a "don't care" in Slave mode.

If receive is enabled by setting bit CREN prior to the SLEEP instruction, then a word may be received during Sleep. On completely receiving the word, the RSR register will transfer the data to the RCREG register and if enable bit RCIE bit is set, the interrupt generated will wake the chip from Sleep. If the global interrupt is enabled, the program will branch to the interrupt vector (0004h).

Follow these steps when setting up a Synchronous Slave Reception:

- TRISB<1> and TRISB<2> should both be set to '1' to configure the RB1/RX/DT and RB2/TX/CK pins as inputs. Output drive, when required, is controlled by the peripheral circuitry.
- Enable the synchronous master serial port by setting bits SYNC and SPEN and clearing bit CSRC.
- If interrupts are desired, then set enable bit RCIE.
- 4. If 9-bit reception is desired, then set bit RX9.
- 5. To enable reception, set enable bit CREN.
- Flag bit RCIF will be set when reception is complete and an interrupt will be generated, if enable bit RCIE was set.
- Read the RCSTA register to get the ninth bit (if enabled) and determine if any error occurred during reception.
- 8. Read the 8-bit received data by reading the RCREG register.
- If an OERR error occurred, clear the error by clearing bit CREN.

TABLE 12-11: REGISTERS ASSOCIATED WITH SYNCHRONOUS SLAVE TRANSMISSION

Address	Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Value on POR	Value on all other Resets
0Ch	PIR1	EEIF	CMIF	RCIF	TXIF	_	CCP1IF	TMR2IF	TMR1IF	0000 -000	0000 -000
18h	RCSTA	SPEN	RX9	SREN	CREN	ADEN	FERR	OERR	RX9D	0000 000x	0000 000x
19h	TXREG	USART 7	Fransmit	Data Re	egister					0000 0000	0000 0000
8Ch	PIE1	EEIE	CMIE	RCIE	TXIE	_	CCP1IE	TMR2IE	TMR1IE	0000 -000	0000 -000
98h	TXSTA	CSRC	TX9	TXEN	SYNC	TX9D	0000 -010	0000 -010			
99h	SPBRG	Baud Ra	Baud Rate Generator Register								0000 0000

Legend: x = unknown, - = unimplemented read as '0'. Shaded cells are not used for synchronous slave transmission.

TABLE 12-12: REGISTERS ASSOCIATED WITH SYNCHRONOUS SLAVE RECEPTION

Address	Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Value on POR	Value on all other Resets
0Ch	PIR1	EEIF	CMIF	RCIF	TXIF	_	CCP1IF	TMR2IF	TMR1IF	0000 -000	0000 -000
18h	RCSTA	SPEN	RX9	SREN	CREN	ADEN	FERR	OERR	RX9D	0000 000x	0000 000x
1Ah	RCREG	USART F	Receive	Data Re	gister					0000 0000	0000 0000
8Ch	PIE1	EEIE	CMIE	RCIE	TXIE	_	CCP1IE	TMR2IE	TMR1IE	0000 -000	0000 -000
98h	TXSTA	CSRC	TX9	TXEN	SYNC	TX9D	0000 -010	0000 -010			
99h	SPBRG	Baud Ra	aud Rate Generator Register								0000 0000

Legend: x = unknown, - = unimplemented read as '0'. Shaded cells are not used for synchronous slave reception.

13.0 DATA EEPROM MEMORY

The EEPROM data memory is readable and writable during normal operation (full VDD range). This memory is not directly mapped in the register file space. Instead it is indirectly addressed through the Special Function Registers (SFRs). There are four SFRs used to read and write this memory. These registers are:

- EECON1
- EECON2 (Not a physically implemented register)
- EEDATA
- EEADR

EEDATA holds the 8-bit data for read/write and EEADR holds the address of the EEPROM location being accessed. PIC16F627A/628A devices have 128 bytes of data EEPROM with an address range from 0h to 7Fh. The PIC16F648A device has 256 bytes of data EEPROM with an address range from 0h to FFh.

The EEPROM data memory allows byte read and write. A byte write automatically erases the location and writes the new data (erase before write). The EEPROM data memory is rated for high erase/write cycles. The write time is controlled by an on-chip timer. The write time will vary with voltage and temperature, as well as from chip-to-chip. Please refer to AC specifications for exact limits.

When the device is code-protected, the CPU can continue to read and write the data EEPROM memory. A device programmer can no longer access this memory.

Additional information on the data EEPROM is available in the *PIC*[®] *Mid-Range Reference Manual* (DS33023).

REGISTER 13-1: EEDATA – EEPROM DATA REGISTER (ADDRESS: 9Ah)

| R/W-x |
|--------|--------|--------|--------|--------|--------|--------|--------|
| EEDAT7 | EEDAT6 | EEDAT5 | EEDAT4 | EEDAT3 | EEDAT2 | EEDAT1 | EEDAT0 |
| bit 7 | | | | | | | bit 0 |

bit 7-0 **EEDATn**: Byte value to Write to or Read from data EEPROM memory location.

Legend:			
R = Readable bit	W = Writable bit	U = Unimplemented	bit, read as '0'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

REGISTER 13-2: EEADR – EEPROM ADDRESS REGISTER (ADDRESS: 9Bh)

| R/W-x |
|-------|-------|-------|-------|-------|-------|-------|-------|
| EADR7 | EADR6 | EADR5 | EADR4 | EADR3 | EADR2 | EADR1 | EADR0 |
| bit 7 | | | | | | | bit 0 |

bit 7 PIC16F627A/628A

Unimplemented Address: Must be set to '0'

PIC16F648A

EEADR: Set to '1' specifies top 128 locations (128-255) of EEPROM Read/Write Operation

bit 6-0 **EEADR**: Specifies one of 128 locations of EEPROM Read/Write Operation

Legend:			
R = Readable bit	W = Writable bit	U = Unimplemented	bit, read as '0'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

13.1 EEADR

The PIC16F648A EEADR register addresses 256 bytes of data EEPROM. All eight bits in the register (EEADR<7:0>) are required.

The PIC16F627A/628A EEADR register addresses only the first 128 bytes of data EEPROM so only seven of the eight bits in the register (EEADR<6:0>) are required. The upper bit is address decoded. This means that this bit should always be '0' to ensure that the address is in the 128 byte memory space.

13.2 EECON1 and EECON2 Registers

EECON1 is the control register with four low order bits physically implemented. The upper-four bits are non-existent and read as '0's.

Control bits RD and WR initiate read and write, respectively. These bits cannot be cleared, only set, in software. They are cleared in hardware at completion of the read or write operation. The inability to clear the WR bit in software prevents the accidental, premature termination of a write operation.

The WREN bit, when set, will allow a write operation. On power-up, the WREN bit is clear. The WRERR bit is set when a write operation is interrupted by a MCLR Reset or a WDT Time-out Reset during normal operation. In these situations, following Reset, the user can check the WRERR bit and rewrite the location. The data and address will be unchanged in the EEDATA and EEADR registers.

Interrupt flag bit EEIF in the PIR1 register is set when write is complete. This bit must be cleared in software.

EECON2 is not a physical register. Reading EECON2 will read all '0's. The EECON2 register is used exclusively in the data EEPROM write sequence.

REGISTER 13-3: EECON1 – EEPROM CONTROL REGISTER 1 (ADDRESS: 9Ch)

U-0	U-0	U-0	U-0	R/W-x	R/W-0	R/S-0	R/S-0
_	_	_	_	WRERR	WREN	WR	RD
bit 7							bit 0

bit 7-4 **Unimplemented**: Read as '0'

bit 3 WRERR: EEPROM Error Flag bit

- 1 = A write operation is prematurely terminated (any MCLR Reset, any WDT Reset during normal operation or BOR Reset)
- 0 = The write operation completed
- bit 2 WREN: EEPROM Write Enable bit
 - 1 = Allows write cycles
 - 0 = Inhibits write to the data EEPROM
- bit 1 WR: Write Control bit
 - 1 = initiates a write cycle. (The bit is cleared by hardware once write is complete. The WR bit can only be set (not cleared) in software.
 - 0 = Write cycle to the data EEPROM is complete
- bit 0 RD: Read Control bit
 - 1 = Initiates an EEPROM read (read takes one cycle. RD is cleared in hardware. The RD bit can only be set (not cleared) in software).
 - 0 = Does not initiate an EEPROM read

Legend:		
R = Readable bit	W = Writable bit	U = Unimplemented bit, read as '0'
-n - Value at POR	'1' - Rit is set	'0' - Rit is cleared x - Rit is unknown

13.3 Reading the EEPROM Data Memory

To read a data memory location, the user must write the address to the EEADR register and then set control bit RD (EECON1<0>). The data is available, in the very next cycle, in the EEDATA register; therefore it can be read in the next instruction. EEDATA will hold this value until another read or until it is written to by the user (during a write operation).

EXAMPLE 13-1: DATA EEPROM READ

BSF	STATUS, RP0	;Bank 1
MOVLW	CONFIG_ADDR	;
MOVWF	EEADR	;Address to read
BSF	EECON1, RD	;EE Read
MOVF	EEDATA, W	;W = EEDATA
BCF	STATUS, RPO	;Bank 0

13.4 Writing to the EEPROM Data Memory

To write an EEPROM data location, the user must first write the address to the EEADR register and the data to the EEDATA register. Then the user must follow a specific sequence to initiate the write for each byte.

EXAMPLE 13-2: DATA EEPROM WRITE

```
BSF
           STATUS, RPO
                           ;Bank 1
   BSF
           EECON1, WREN
                           ;Enable write
           INTCON, GIE
                           ;Disable INTs.
   BCF
   BTFSC
           INTCON, GIE
                           ;See AN576
           $-2
   GOTO
   MOVLW
           55h
TWVOM ed elicied
           EECON2
                           ;Write 55h
           AAh
S MOVWE
           EECON2
                           ;Write AAh
   BSF
           EECON1,WR
                           ;Set WR bit
                           ;begin write
   BSF INTCON, GIE
                           ; Enable INTs.
```

The write will not initiate if the above sequence is not followed exactly (write 55h to EECON2, write AAh to EECON2, then set WR bit) for each byte. We strongly recommend that interrupts be disabled during this code segment. A cycle count is executed during the required sequence. Any number that is not equal to the required cycles to execute the required sequence will cause the data not to be written into the EEPROM.

Additionally, the WREN bit in EECON1 must be set to enable write. This mechanism prevents accidental writes to data EEPROM due to errant (unexpected) code execution (i.e., lost programs). The user should keep the WREN bit clear at all times, except when updating EEPROM. The WREN bit is not cleared by hardware.

After a write sequence has been initiated, clearing the WREN bit will not affect this write cycle. The WR bit will be inhibited from being set unless the WREN bit is set.

At the completion of the write cycle, the WR bit is cleared in hardware and the EE Write Complete Interrupt Flag bit (EEIF) is set. The user can either enable this interrupt or poll this bit. The EEIF bit in the PIR1 registers must be cleared by software.

13.5 Write Verify

Depending on the application, good programming practice may dictate that the value written to the Data EEPROM should be verified (Example 13-3) to the desired value to be written. This should be used in applications where an EEPROM bit will be stressed near the specification limit.

EXAMPLE 13-3: WRITE VERIFY

```
STATUS, RP0; Bank 1
   MOVE
           EEDATA, W
   BSF
           EECON1, RD ; Read the
                       ;value written
; Is the value written (in W reg) and
;read (in EEDATA) the same?
   SUBWF
           EEDATA, W
   BTFSS
           STATUS, Z ; Is difference 0?
   GOTO
           WRITE ERR ; NO, Write error
                       ;YES, Good write
   :
                       ;Continue program
```

13.6 Protection Against Spurious Write

There are conditions when the device may not want to write to the data EEPROM memory. To protect against spurious EEPROM writes, various mechanisms have been built-in. On power-up, WREN is cleared. Also when enabled, the Power-up Timer (72 ms duration) prevents EEPROM write.

The write initiate sequence and the WREN bit together help prevent an accidental write during brown-out, power glitch or software malfunction.

13.7 Using the Data EEPROM

The data EEPROM is a high endurance, byte addressable array that has been optimized for the storage of frequently changing information (e.g., program variables or other data that are updated often). When variables in one section change frequently, while variables in another section do not change, it is possible to exceed the total number of write cycles to the EEPROM (specification D124) without exceeding the total number of write cycles to a single byte (specifications D120 and D120A). If this is the case, then an array refresh must be performed. For this reason, variables that change infrequently (such as constants, IDs, calibration, etc.) should be stored in Flash program memory.

A simple data EEPROM refresh routine is shown in Example 13-4.

Note: If data EEPROM is only used to store constants and/or data that changes rarely, an array refresh is likely not required. See specification D124.

EXAMPLE 13-4: DATA EEPROM REFRESH ROUTINE

```
BANKSEL
               0X80
                              ;select Bank1
    CLRF
               EEADR
                              ;start at address 0
   BCF
               INTCON, GIE
                              ; disable interrupts
               INTCON, GIE
   BTFSC
                              ;see AN576
   GOTO
               $ - 2
   BSF
               EECON1, WREN
                              ;enable EE writes
Loop
   BSF
               EECON1, RD
                              ;retrieve data into EEDATA
   M.TVOM
               0x55
                              ;first step of ...
   MOVWF
               EECON2
                              ;... required sequence
   MOVLW
               0xAA
                              ; second step of ...
   MOVWF
               EECON2
                              ;... required sequence
               EECON1, WR
   BSF
                              ;start write sequence
               EECON1, WR
   BTFSC
                              ; wait for write complete
   GOTO
               $ - 1
#IFDEF __16F648A
                              ;256 bytes in 16F648A
   INCFSZ
               EEADR, f
                              ;test for end of memory
#ELSE
                              ;128 bytes in 16F627A/628A
   INCF
               EEADR, f
                              ;next address
   BTFSS
               EEADR, 7
                              ;test for end of memory
#ENDIF
                              ; end of conditional assembly
                              ;repeat for all locations
   GOTO
               Loop
   BCF
               EECON1, WREN
                              ; disable EE writes
               INTCON, GIE
   BSF
                              ; enable interrupts (optional)
```

13.8 Data EEPROM Operation During Code-Protect

When the device is code-protected, the CPU is able to read and write data to the data EEPROM.

TABLE 13-1: REGISTERS/BITS ASSOCIATED WITH DATA EEPROM

Address	Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Value on Power-on Reset	Value on all other Resets
9Ah	EEDATA	EEPROI	EPROM Data Register							xxxx xxxx	uuuu uuuu
9Bh	EEADR	EEPRO	M Addres	s Registe	er					xxxx xxxx	uuuu uuuu
9Ch	EECON1	_	WRERR WREN WR RD					x000	q000		
9Dh	EECON2 ⁽¹⁾	EEPROM Control Register 2									

Legend: x = unknown, u = unchanged, - = unimplemented read as '0', <math>q = value depends upon condition.

Shaded cells are not used by data EEPROM.

Note 1: EECON2 is not a physical register.

NOTES:

14.0 SPECIAL FEATURES OF THE CPU

Special circuits to deal with the needs of real-time applications are what sets a microcontroller apart from other processors. The PIC16F627A/628A/648A family has a host of such features intended to maximize system reliability, minimize cost through elimination of external components, provide power-saving operating modes and offer code protection.

These are:

- 1. OSC selection
- 2. Reset
- 3. Power-on Reset (POR)
- 4. Power-up Timer (PWRT)
- 5. Oscillator Start-Up Timer (OST)
- 6. Brown-out Reset (BOR)
- 7. Interrupts
- 8. Watchdog Timer (WDT)
- 9. Sleep
- 10. Code protection
- 11. ID Locations
- 12. In-Circuit Serial Programming™ (ICSP™)

The PIC16F627A/628A/648A has a Watchdog Timer which is controlled by configuration bits. It runs off its own RC oscillator for added reliability. There are two timers that offer necessary delays on power-up. One is the Oscillator Start-up Timer (OST), intended to keep the chip in Reset until the crystal oscillator is stable. The other is the Power-up Timer (PWRT), which provides a fixed delay of 72 ms (nominal) on power-up only, designed to keep the part in Reset while the power supply stabilizes. There is also circuitry to reset the device if a brown-out occurs. With these three functions on-chip, most applications need no external Reset circuitry.

The Sleep mode is designed to offer a very low current Power-down mode. The user can wake-up from Sleep through external Reset, Watchdog Timer wake-up or through an interrupt. Several oscillator options are also made available to allow the part to fit the application. The RC oscillator option saves system cost while the LP crystal option saves power. A set of configuration bits are used to select various options.

14.1 Configuration Bits

The configuration bits can be programmed (read as '0') or left unprogrammed (read as '1') to select various device configurations. These bits are mapped in program memory location 2007h.

The user will note that address 2007h is beyond the user program memory space. In fact, it belongs to the special configuration memory space (2000h-3FFFh), which can be accessed only during programming. See "PIC16F627A/628A/648A EEPROM Memory"

Programming Specification" (DS41196) for additional information.

REGISTER 14-1: CONFIG - CONFIGURATION WORD REGISTER

CP	_	_	_	_	CPD	LVP	BOREN	MCLRE	FOSC2	PWRTE	WDTE	F0SC1	F0SC0
bit 13													bit 0
bit 13:	(PIC1	CP: Flash Program Memory Code Protection bit ⁽²⁾ (PIC16F648A) 1 = Code protection off 0 = 0000h to 0FFFh code-protected (PIC16F628A) 1 = Code protection off 0 = 0000h to 07FFh code-protected (PIC16F627A) 1 = Code protection off 0 = 0000h to 03FFh code-protected											
bit 12-9:	Unim	plemented	d: Read as	'0'									
bit 8:	1 = D	ata memor	e Protection y code prot y code-pro	ection off									
bit 7:	1 = R	B4/PGM pi		1 function, I	ow-voltage		ning enable programmir						
bit 6:	1 = B	EN: Brown- OR Reset of OR Reset of		Enable bit ⁽	1)								
bit 5:	1 = R	A5/MCLR/	CLR/VPP P VPP pin fun VPP pin fun	ction is MC	LR	MCLR inter	nally tied to	Vdd					
bit 3:	1 = P	TE: Power- WRT disab WRT enab		nable bit ⁽¹)								
bit 2:	1 = W	E: Watchdo /DT enable /DT disable		nable bit									
bit 4, 1-0:	111 = 110 = 101 = 100 = 011 = 010 = 001 =	FOSC<2:0>: Oscillator Selection bits ⁽⁴⁾ 111 = RC oscillator: CLKOUT function on RA6/OSC2/CLKOUT pin, Resistor and Capacitor on RA7/OSC1/CLKIN 110 = RC oscillator: I/O function on RA6/OSC2/CLKOUT pin, Resistor and Capacitor on RA7/OSC1/CLKIN 101 = INTOSC oscillator: CLKOUT function on RA6/OSC2/CLKOUT pin, I/O function on RA7/OSC1/CLKIN 100 = INTOSC oscillator: I/O function on RA6/OSC2/CLKOUT pin, I/O function on RA7/OSC1/CLKIN 111 = EC: I/O function on RA6/OSC2/CLKOUT pin, CLKIN on RA7/OSC1/CLKIN 112 = HS oscillator: High-speed crystal/resonator on RA6/OSC2/CLKOUT and RA7/OSC1/CLKIN 113 = TO oscillator: Crystal/resonator on RA6/OSC2/CLKOUT and RA7/OSC1/CLKIN 114 = CLKIN oscillator: Crystal/resonator on RA6/OSC2/CLKOUT and RA7/OSC1/CLKIN 115 = TO oscillator: Low-power crystal on RA6/OSC2/CLKOUT and RA7/OSC1/CLKIN											
	Note	 Enabling Brown-out Reset does not automatically enable the Power-up Timer (PWRT) the way it does on the PIC16F627/628 devices. The code protection scheme has changed from the code protection scheme used on the PIC16F627/628 devices. The entire Flash program memory needs to be bulk erased to set the CP bit, turning the code protection off. See "PIC16F627A/628A/648A EEPROM Memory Programming Specification" (DS41196) for details. The entire data EEPROM needs to be bulk erased to set the CPD bit, turning the code protection off. See "PIC16F627A/628A/648A EEPROM Memory Programming Specification" (DS41196) for details. When MCLR is asserted in INTOSC mode, the internal clock oscillator is disabled. 											
	Lege	nd:											
	R = R	Readable bi	t	W = Wri	table bit		U = Ur	nimplement	ted bit, rea	d as '0'			
	-n = \	-n = Value at POR '1' = bit is set '0' = bit is cleared $x = bit is unknown$											

14.2 Oscillator Configurations

14.2.1 OSCILLATOR TYPES


The PIC16F627A/628A/648A can be operated in eight different oscillator options. The user can program three configuration bits (FOSC2 through FOSC0) to select one of these eight modes:

- LP Low Power Crystal
- XT Crystal/Resonator
- HS High Speed Crystal/Resonator
- RC External Resistor/Capacitor (2 modes)
- INTOSC Internal Precision Oscillator (2 modes)
- EC External Clock In

14.2.2 CRYSTAL OSCILLATOR / CERAMIC RESONATORS

In XT, LP or HS modes a crystal or ceramic resonator is connected to the OSC1 and OSC2 pins to establish oscillation (Figure 14-1). The PIC16F627A/628A/648A oscillator design requires the use of a parallel cut crystal. Use of a series cut crystal may give a frequency out of the crystal manufacturers specifications. When in XT, LP or HS modes, the device can have an external clock source to drive the OSC1 pin (Figure 14-4).

FIGURE 14-1: CRYSTAL OPERATION
(OR CERAMIC RESONATOR)
(HS, XT OR LP OSC
CONFIGURATION)



Note 1

- A series resistor may be required for AT strip cut crystals.
- 2: See Table 14-1 and Table 14-2 for recommended values of C1 and C2.

TABLE 14-1: CAPACITOR SELECTION FOR CERAMIC RESONATORS

Mode	Freq	OSC1(C1)	OSC2(C2)
XT	455 kHz	22-100 pF	22-100 pF
	2.0 MHz	15-68 pF	15-68 pF
	4.0 MHz	15-68 pF	15-68 pF
HS	8.0 MHz	10-68 pF	10-68 pF
	16.0 MHz	10-22 pF	10-22 pF

Note:

Higher capacitance increases the stability of the oscillator, but also increases the start-up time. These values are for design guidance only. Since each resonator has its own characteristics, the user should consult the resonator manufacturer for appropriate values of external components.

TABLE 14-2: CAPACITOR SELECTION FOR CRYSTAL OSCILLATOR

Mode	Freq	OSC1(C1)	OSC2(C2)
LP	32 kHz	15-30 pF	15-30 pF
	200 kHz	0-15 pF	0-15 pF
XT	100 kHz	68-150 pF	150-200 pF
	2 MHz	15-30 pF	15-30 pF
	4 MHz	15-30 pF	15-30 pF
HS	8 MHz	15-30 pF	15-30 pF
	10 MHz	15-30 pF	15-30 pF
	20 MHz	15-30 pF	15-30 pF

Note:

Higher capacitance increases the stability of the oscillator, but also increases the start-up time. These values are for design guidance only. A series resistor (RS) may be required in HS mode, as well as XT mode, to avoid overdriving crystals with low drive level specification. Since each crystal has its own characteristics, the user should consult the crystal manufacturer for appropriate values of external components.

14.2.3 EXTERNAL CRYSTAL OSCILLATOR CIRCUIT

Either a prepackaged oscillator can be used or a simple oscillator circuit with TTL gates can be built. Prepackaged oscillators provide a wide operating range and better stability. A well-designed crystal oscillator will provide good performance with TTL gates. Two types of crystal oscillator circuits can be used; one with series resonance, or one with parallel resonance.

Figure 14-2 shows implementation of a parallel resonant oscillator circuit. The circuit is designed to use the fundamental frequency of the crystal. The 74AS04 inverter performs the 180° phase shift that a parallel oscillator requires. The 4.7 k Ω resistor provides the negative feedback for stability. The 10 k Ω potentiometers bias the 74AS04 in the linear region. This could be used for external oscillator designs.

FIGURE 14-2: EXTERNAL PARALLEL RESONANT CRYSTAL OSCILLATOR CIRCUIT





Figure 14-3 shows a series resonant oscillator circuit. This circuit is also designed to use the fundamental frequency of the crystal. The inverter performs a 180° phase shift in a series resonant oscillator circuit. The 330 $k\Omega$ resistors provide the negative feedback to bias the inverters in their linear region.

FIGURE 14-3: EXTERNAL SERIES RESONANT CRYSTAL OSCILLATOR CIRCUIT




14.2.4 PRECISION INTERNAL 4 MHz OSCILLATOR

The internal precision oscillator provides a fixed 4 MHz (nominal) system clock at VDD = 5V and 25°C. See **Section 17.0 "Electrical Specifications"**, for information on variation over voltage and temperature.

14.2.5 EXTERNAL CLOCK IN

For applications where a clock is already available elsewhere, users may directly drive the PIC16F627A/628A/648A provided that this external clock source meets the AC/DC timing requirements listed in **Section 17.6** "**Timing Diagrams and Specifications**". Figure 14-4 below shows how an external clock circuit should be configured.

FIGURE 14-4: EXTERNAL CLOCK INPUT
OPERATION (EC, HS, XT
OR LP OSC
CONFIGURATION)




14.2.6 RC OSCILLATOR

For applications where precise timing is not a requirement, the RC oscillator option is available. The operation and functionality of the RC oscillator is dependent upon a number of variables. The RC oscillator frequency is a function of:

- · Supply voltage
- Resistor (REXT) and capacitor (CEXT) values
- · Operating temperature

The oscillator frequency will vary from unit-to-unit due to normal process parameter variation. The difference in lead frame capacitance between package types will also affect the oscillation frequency, especially for low CEXT values. The user also needs to account for the tolerance of the external R and C components. Figure 14-5 shows how the R/C combination is connected.

FIGURE 14-5: RC OSCILLATOR MODE



The RC Oscillator mode has two options that control the unused OSC2 pin. The first allows it to be used as a general purpose I/O port. The other configures the pin as an output providing the Fosc signal (internal clock divided by 4) for test or external synchronization purposes.

14.2.7 CLKOUT

The PIC16F627A/628A/648A can be configured to provide a clock out signal by programming the Configuration Word. The oscillator frequency, divided by 4 can be used for test purposes or to synchronize other logic.

14.2.8 SPECIAL FEATURE: DUAL-SPEED OSCILLATOR MODES

A software programmable dual-speed oscillator mode is provided when the PIC16F627A/628A/648A is configured in the INTOSC oscillator mode. This feature allows users to dynamically toggle the oscillator speed between 4 MHz and 48 kHz nominal in the INTOSC mode. Applications that require low-current power savings, but cannot tolerate putting the part into Sleep, may use this mode.

There is a time delay associated with the transition between fast and slow oscillator speeds. This oscillator speed transition delay consists of two existing clock pulses and eight new speed clock pulses. During this clock speed transition delay, the System Clock is halted causing the processor to be frozen in time. During this delay, the program counter and the CLKOUT stop.

The OSCF bit in the PCON register is used to control Dual Speed mode. See **Section 4.2.2.6** "**PCON Register**", Register 4-6.

14.3 Reset

The PIC16F627A/628A/648A differentiates between various kinds of Reset:

- a) Power-on Reset (POR)
- b) MCLR Reset during normal operation
- c) MCLR Reset during Sleep
- d) WDT Reset (normal operation)
- e) WDT wake-up (Sleep)
- f) Brown-out Reset (BOR)

Some registers are not affected in any Reset condition; their status is unknown on POR and unchanged in any other Reset. Most other registers are reset to a "Reset state" on Power-on Reset, Brown-out Reset, MCLR Reset, WDT Reset and MCLR Reset during Sleep. They are not affected by a WDT wake-up, since this is viewed as the resumption of normal operation. TO and PD bits are set or cleared differently in different Reset situations as indicated in Table 14-4. These bits are used in software to determine the nature of the Reset. See Table 14-7 for a full description of Reset states of all registers.

A simplified block diagram of the on-chip Reset circuit is shown in Figure 14-6.

The MCLR Reset path has a noise filter to detect and ignore small pulses. See Table 17-7 for pulse width specification.

FIGURE 14-6: SIMPLIFIED BLOCK DIAGRAM OF ON-CHIP RESET CIRCUIT External Schmitt Trigger Input MCLR/ Sleep VPP Pin WDT WDT Module Time-out Reset V_{DD} Rise Detect Power-on Reset Brown-out S Q Reset BOREN OST/PWRT OST Chip_Reset 10-bit Ripple-counter Q OSC1/ CLKIN **PWRT** On-chip⁽¹⁾ 10-bit Ripple-counter OSC See Table 14-3 for time out situations. Enable PWRT Enable OST Note 1: This is a separate oscillator from the INTOSC/RC oscillator.

14.4 Power-on Reset (POR), Power-up Timer (PWRT), Oscillator Start-up Timer (OST) and Brown-out Reset (BOR)

14.4.1 POWER-ON RESET (POR)

The on-chip POR holds the part in Reset until a VDD rise is detected (in the range of 1.2-1.7V). A maximum rise time for VDD is required. See **Section 17.0** "Electrical Specifications" for details.

The POR circuit does not produce an internal Reset when VDD declines.

When the device starts normal operation (exits the Reset condition), device operating parameters (voltage, frequency, temperature, etc.) must be met to ensure proper operation. If these conditions are not met, the device must be held in Reset via MCLR, BOR or PWRT until the operating conditions are met.

For additional information, refer to Application Note AN607 "Power-up Trouble Shooting" (DS00607).

14.4.2 POWER-UP TIMER (PWRT)

The PWRT provides a fixed 72 ms (nominal) time out on power-up (POR) or if enabled from a Brown-out Reset. The PWRT operates on an internal RC oscillator. The chip is kept in Reset as long as PWRT is active. The PWRT delay allows the VDD to rise to an acceptable level. A configuration bit, PWRTE can disable (if set) or enable (if cleared or programmed) the PWRT. It is recommended that the PWRT be enabled when Brown-out Reset is enabled.

The power-up time delay will vary from chip-to-chip and due to VDD, temperature and process variation. See DC parameters Table 17-7 for details.

14.4.3 OSCILLATOR START-UP TIMER (OST)

The OST provides a 1024 oscillator cycle (from OSC1 input) delay after the PWRT delay is over. Program execution will not start until the OST time out is complete. This ensures that the crystal oscillator or resonator has started and stabilized.

The OST time out is invoked only for XT, LP and HS modes and only on Power-on Reset or wake-up from Sleep. See Table 17-7.


14.4.4 BROWN-OUT RESET (BOR)

The PIC16F627A/628A/648A have on-chip BOR circuitry. A configuration bit, BOREN, can disable (if clear/programmed) or enable (if set) the BOR circuitry. If VDD falls below VBOR for longer than TBOR, the brown-out situation will reset the chip. A Reset is not assured if VDD falls below VBOR for shorter than TBOR. VBOR and TBOR are defined in Table 17-2 and Table 17-7, respectively.

On any Reset (Power-on, Brown-out, Watchdog, etc.), the chip will remain in Reset until VDD rises above VBOR (see Figure 14-7). The Power-up Timer will now be invoked, if enabled, and will keep the chip in Reset an additional 72 ms.

If VDD drops below VBOR while the Power-up Timer is running, the chip will go back into a Brown-out Reset and the Power-up Timer will be re-initialized. Once VDD rises above VBOR, the Power-Up Timer will execute a 72 ms Reset. Figure 14-7 shows typical brown-out situations.





14.4.5 TIME OUT SEQUENCE

On power-up, the time out sequence is as follows: First PWRT time-out is invoked after POR has expired. Then OST is activated. The total time out will vary based on oscillator configuration and $\overline{\text{PWRTE}}$ bit Status. For example, in RC mode with $\overline{\text{PWRTE}}$ bit set (PWRT disabled), there will be no time out at all. Figure 14-8, Figure 14-11 and Figure 14-12 depict time out sequences.

Since the time outs occur from the POR pulse, if MCLR is kept low long enough, the time outs will expire. Then bringing MCLR high will begin execution immediately (see Figure 14-11). This is useful for testing purposes or to synchronize more than one PIC16F627A/628A/648A device operating in parallel.

Table 14-6 shows the Reset conditions for some special registers, while Table 14-7 shows the Reset conditions for all the registers.

14.4.6 POWER CONTROL (PCON) STATUS REGISTER

The PCON/Status register, PCON (address 8Eh), has two bits.

Bit 0 is \overline{BOR} (Brown-out Reset). \overline{BOR} is unknown on Power-on Reset. It must then be set by the user and checked on subsequent Resets to see if $\overline{BOR} = 0$ indicating that a brown-out has occurred. The \overline{BOR} Status bit is a "don't care" and is not necessarily predictable if the brown-out circuit is disabled (by setting BOREN bit = 0 in the Configuration Word).

Bit 1 is $\overline{\mathsf{POR}}$ (Power-on Reset). It is a '0' on Power-on Reset and unaffected otherwise. The user must write a '1' to this bit following a Power-on Reset. On a subsequent Reset if $\overline{\mathsf{POR}}$ is '0', it will indicate that a Power-on Reset must have occurred (VDD may have gone too low).

TABLE 14-3: TIME OUT IN VARIOUS SITUATIONS

Oscillator Configuration	Power-u	ıp Timer	Brown-o	Wake-up from	
Oscillator Configuration	PWRTE = 0	PWRTE = 1	PWRTE = 0	PWRTE = 1	Sleep
XT, HS, LP	72 ms + 1024•Tosc	1024•Tosc	72 ms + 1024•Tosc	1024•Tosc	1024•Tosc
RC, EC	72 ms	_	72 ms	_	_
INTOSC	72 ms	_	72 ms	_	6 μs

TABLE 14-4: STATUS/PCON BITS AND THEIR SIGNIFICANCE

POR	BOR	TO	PD	Condition			
0	Х	1	1	Power-on Reset			
0	Х	0	X	Illegal, TO is set on POR			
0	X	X	0	Illegal, PD is set on POR			
1	0	X	Х	Brown-out Reset			
1	1	0	u	WDT Reset			
1	1	0	0	WDT Wake-up			
1	1	u	u	MCLR Reset during normal operation			
1	1	1	0	MCLR Reset during Sleep			

Legend: u = unchanged, x = unknown

TABLE 14-5: SUMMARY OF REGISTERS ASSOCIATED WITH BROWN-OUT RESET

Address	Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Value on POR Reset	Value on all other Resets ⁽¹⁾
03h, 83h, 103h, 183h	STATUS	IRP	RP1	RPO	TO	PD	Z	DC	С	0001 1xxx	000q quuu
8Eh	PCON	_	_	_	_	OSCF	_	POR	BOR	1-0x	u-uq

x = unknown, u = unchanged, - = unimplemented read as '0', q = value depends upon condition. Legend:

Shaded cells are not used by Brown-out Reset.

Other (non Power-up) Resets include MCLR Reset, Brown-out Reset and Watchdog Timer Reset during normal operation. Note 1:

INITIALIZATION CONDITION FOR SPECIAL REGISTERS TABLE 14-6:

Condition	Program Counter	Status Register	PCON Register
Power-on Reset	000h	0001 1xxx	1-0x
MCLR Reset during normal operation	000h	000u uuuu	1-uu
MCLR Reset during Sleep	000h	0001 Ouuu	1-uu
WDT Reset	000h	0000 uuuu	1-uu
WDT Wake-up	PC + 1	uuu0 0uuu	u-uu
Brown-out Reset	000h	000x xuuu	1-u0
Interrupt Wake-up from Sleep	PC + 1 ⁽¹⁾	uuu1 0uuu	u-uu

Legend:

u = unchanged, x = unknown, - = unimplemented bit, reads as '0'. When the wake-up is due to an interrupt and global enable bit, GIE is set, the PC is loaded with the interrupt vector Note 1: (0004h) after execution of PC + 1.

TABLE 14-7: INITIALIZATION CONDITION FOR REGISTERS

Register	Address	Power-on Reset	MCLR Reset during normal operation MCLR Reset during Sleep WDT Reset Brown-out Reset (1)	 Wake-up from Sleep⁽⁷⁾ through interrupt Wake-up from Sleep⁽⁷⁾ through WDT time out
W	_	xxxx xxxx	uuuu uuuu	uuuu uuuu
INDF	00h, 80h, 100h, 180h	_	_	_
TMR0	01h, 101h	xxxx xxxx	uuuu uuuu	uuuu uuuu
PCL	02h, 82h, 102h, 182h	0000 0000	0000 0000	PC + 1 ⁽³⁾
STATUS	03h, 83h, 103h, 183h	0001 1xxx	000q quuu ⁽⁴⁾	uuuq Ouuu ⁽⁴⁾
FSR	04h, 84h, 104h, 184h	xxxx xxxx	uuuu uuuu	uuuu uuuu
PORTA	05h	xxxx 0000	xxxx 0000	uuuu uuuu
PORTB	06h, 106h	xxxx xxxx	uuuu uuuu	uuuu uuuu
PCLATH	0Ah, 8Ah, 10Ah, 18Ah	0 0000	0 0000	u uuuu
INTCON	0Bh, 8Bh, 10Bh,18Bh	0000 000x	0000 000u	uuuu uqqq (2)
PIR1	0Ch	0000 -000	0000 -000	qqqq -qqq ⁽²⁾
TMR1L	0Eh	xxxx xxxx	uuuu uuuu	uuuu uuuu
TMR1H	0Fh	xxxx xxxx	uuuu uuuu	uuuu uuuu
T1CON	10h	00 0000	uu uuuu (6)	uu uuuu
TMR2	11h	0000 0000	0000 0000	uuuu uuuu
T2CON	12h	-000 0000	-000 0000	-uuu uuuu
CCPR1L	15h	xxxx xxxx	uuuu uuuu	uuuu uuuu
CCPR1H	16h	xxxx xxxx	uuuu uuuu	uuuu uuuu
CCP1CON	17h	00 0000	00 0000	uu uuuu
RCSTA	18h	0000 000x	0000 000x	uuuu uuuu
TXREG	19h	0000 0000	0000 0000	uuuu uuuu
RCREG	1Ah	0000 0000	0000 0000	uuuu uuuu
CMCON	1Fh	0000 0000	0000 0000	uu uuuu
OPTION	81h,181h	1111 1111	1111 1111	uuuu uuuu
TRISA	85h	1111 1111	1111 1111	uuuu uuuu
TRISB	86h, 186h	1111 1111	1111 1111	uuuu uuuu
PIE1	8Ch	0000 -000	0000 -000	uuuu -uuu
PCON	8Eh	1-0x	1-uq ^(1,5)	u-uu
PR2	92h	1111 1111	1111 1111	uuuu uuuu
TXSTA	98h	0000 -010	0000 -010	uuuu -uuu
SPBRG	99h	0000 0000	0000 0000	uuuu uuuu
EEDATA	9Ah	xxxx xxxx	uuuu uuuu	uuuu uuuu
EEADR	9Bh	xxxx xxxx	uuuu uuuu	uuuu uuuu
EECON1	9Ch	x000	d000	uuuu
EECON2	9Dh	_	_	_
VRCON	9Fh	000- 0000	000- 0000	uuu- uuuu

Legend: u = unchanged, x = unknown, - = unimplemented bit, reads as '0', <math>q = value depends on condition.

- Note 1: If VDD goes too low, Power-on Reset will be activated and registers will be affected differently.
 - 2: One or more bits in INTCON and PIR1 will be affected (to cause wake-up).
 - 3: When the wake-up is due to an interrupt and the GIE bit is set, the PC is loaded with the interrupt vector (0004h).
 - 4: See Table 14-6 for Reset value for specific condition.
 - 5: If Reset was due to brown-out, then bit 0 = 0. All other Resets will cause bit 0 = u.
 - 6: Reset to '--00 0000' on a Brown-out Reset (BOR).
 - 7: Peripherals generating interrupts for wake-up from Sleep will change the resulting bits in the associated registers.

FIGURE 14-8: TIME OUT SEQUENCE ON POWER-UP (MCLR NOT TIED TO VDD): CASE




FIGURE 14-9: TIME OUT SEQUENCE ON POWER-UP (MCLR NOT TIED TO VDD): CASE 2




FIGURE 14-10: TIME OUT SEQUENCE ON POWER-UP (MCLR TIED TO VDD)






FIGURE 14-11: EXTERNAL POWER-ON RESET CIRCUIT (FOR SLOW VDD POWER-UP)




- Note 1: External Power-on Reset circuit is required only if VDD power-up slope is too slow. The diode D helps discharge the capacitor quickly when VDD powers down.
 - 2: $R < 40 \text{ k}\Omega$ is recommended to make sure that voltage drop across R does not violate the device's electrical specification.
 - 3: R1 = 100Ω to 1 k Ω will limit any current flowing into $\overline{\text{MCLR}}$ from external capacitor C in the event of $\overline{\text{MCLR}}/\text{VPP}$ pin breakdown due to Electrostatic Discharge (ESD) or Electrical Overstress (EOS).

FIGURE 14-12: EXTERNAL BROWN-OUT PROTECTION CIRCUIT 1



- Note 1: This circuit will activate Reset when VDD goes below (Vz + 0.7V) where Vz = Zener voltage.
 - 2: Internal Brown-out Reset circuitry should be disabled when using this circuit.

FIGURE 14-13: EXTERNAL BROWN-OUT PROTECTION CIRCUIT 2



Note 1: This brown-out circuit is less expensive, albeit less accurate. Transistor Q1 turns off when VDD is below a certain level such that:

$$VDD \times \frac{R1}{R1 + R2} = 0.7 \text{ V}$$

- **2:** Internal Brown-out Reset should be disabled when using this circuit.
- **3:** Resistors should be adjusted for the characteristics of the transistor.

14.5 Interrupts

The PIC16F627A/628A/648A has 10 sources of interrupt:

- External Interrupt RB0/INT
- TMR0 Overflow Interrupt
- PORTB Change Interrupts (pins RB<7:4>)
- Comparator Interrupt
- USART Interrupt TX
- USART Interrupt RX
- CCP Interrupt
- TMR1 Overflow Interrupt
- TMR2 Match Interrupt
- Data EEPROM Interrupt

The Interrupt Control register (INTCON) records individual interrupt requests in flag bits. It also has individual and global interrupt enable bits.

A Global Interrupt Enable bit, GIE (INTCON<7>) enables (if set) all un-masked interrupts or disables (if cleared) all interrupts. Individual interrupts can be disabled through their corresponding enable bits in INTCON register. GIE is cleared on Reset.

The "return-from-interrupt" instruction, RETFIE, exits interrupt routine as well as sets the GIE bit, which reenables RB0/INT interrupts.

The INT pin interrupt, the RB port change interrupt and the TMR0 overflow interrupt flags are contained in the INTCON register.


The peripheral interrupt flag is contained in the special register PIR1. The corresponding interrupt enable bit is contained in special registers PIE1.

When an interrupt is responded to, the GIE is cleared to disable any further interrupt, the return address is pushed into the stack and the PC is loaded with 0004h. Once in the interrupt service routine, the source(s) of the interrupt can be determined by polling the interrupt flag bits. The interrupt flag bit(s) must be cleared in software before re-enabling interrupts to avoid RB0/INT recursive interrupts.

For external interrupt events, such as the INT pin or PORTB change interrupt, the interrupt latency will be three or four instruction cycles. The exact latency depends when the interrupt event occurs (Figure 14-15). The latency is the same for one or two-cycle instructions. Once in the interrupt service routine, the source(s) of the interrupt can be determined by polling the interrupt flag bits. The interrupt flag bit(s) must be cleared in software before re-enabling interrupts to avoid multiple interrupt requests.

- **Note 1:** Individual interrupt flag bits are set regardless of the status of their corresponding mask bit or the GIE bit.
 - 2: When an instruction that clears the GIE bit is executed, any interrupts that were pending for execution in the next cycle are ignored. The CPU will execute a NOP in the cycle immediately following the instruction which clears the GIE bit. The interrupts which were ignored are still pending to be serviced when the GIE bit is set again.

FIGURE 14-14: INTERRUPT LOGIC



14.5.1 RB0/INT INTERRUPT

External interrupt on the RB0/INT pin is edge triggered; either rising if INTEDG bit (OPTION<6>) is set, or falling, if INTEDG bit is clear. When a valid edge appears on the RB0/INT pin, the INTF bit (INTCON<1>) is set. This interrupt can be disabled by clearing the INTE control bit (INTCON<4>). The INTF bit must be cleared in software in the interrupt service routine before re-enabling this interrupt. The RB0/INT interrupt can wake-up the processor from Sleep, if the INTE bit was set prior to going into Sleep. The status of the GIE bit decides whether or not the processor branches to the interrupt vector following wake-up. See Section 14.8 "Power-Down Mode (Sleep)" for details on Sleep, and Figure 14-17 for timing of wake-up from Sleep through RB0/INT interrupt.

14.5.2 TMR0 INTERRUPT

An overflow (FFh \rightarrow 00h) in the TMR0 register will set the T0IF (INTCON<2>) bit. The interrupt can be enabled/ disabled by setting/clearing T0IE (INTCON<5>) bit. For operation of the Timer0 module, see **Section 6.0** "Timer0 Module".

14.5.3 PORTB INTERRUPT

Note:


An input change on PORTB <7:4> sets the RBIF (INTCON<0>) bit. The interrupt can be enabled/disabled by setting/clearing the RBIE (INTCON<3>) bit. For operation of PORTB (Section 5.2 "PORTB and TRISB Registers").

If a change on the I/O pin should occur when the read operation is being executed (starts during the Q2 cycle and ends before the start of the Q3 cycle), then the RBIF interrupt flag may not get set.

14.5.4 COMPARATOR INTERRUPT

See **Section 10.6 "Comparator Interrupts"** for complete description of comparator interrupts.





- Note 1: INTF flag is sampled here (every Q1).
 - 2: Asynchronous interrupt latency = 3-4 Tcy. Synchronous latency = 3 Tcy, where Tcy = instruction cycle time. Latency is the same whether Inst (PC) is a single cycle or a two-cycle instruction.
 - 3: CLKOUT is available in RC and INTOSC oscillator mode.
 - 4: For minimum width of INT pulse, refer to AC specs.
 - 5: INTF is enabled to be set anytime during the Q4-Q1 cycles.

TABLE 14-8: SUMMARY OF INTERRUPT REGISTERS

Address	Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Value on POR Reset	Value on all other Resets ⁽¹⁾
0Bh, 8Bh, 10Bh, 18Bh	INTCON	GIE	PEIE	TOIE	INTE	RBIE	TOIF	INTF	RBIF	0000 000x	0000 000u
0Ch	PIR1	EEIF	CMIF	RCIF	TXIF	_	CCP1IF	TMR2IF	TMR1IF	0000 -000	0000 -000
8Ch	PIE1	EEIE	CMIE	RCIE	TXIE	_	CCP1IE	TMR2IE	TMR1IE	0000 -000	0000 -000

Note 1: Other (non Power-up) Resets include MCLR Reset, Brown-out Reset and Watchdog Timer Reset during normal operation.

14.6 Context Saving During Interrupts

During an interrupt, only the return PC value is saved on the stack. Typically, users may wish to save key registers during an interrupt (e.g., W register and Status register). This must be implemented in software.

Example 14-1 stores and restores the Status and W registers. The user register, W_TEMP, must be defined in a common memory location (i.e., W_TEMP is defined at 0x70 in Bank 0 and is therefore, accessible at 0xF0, 0x170 and 0x1F0). The Example 14-1:

- · Stores the W register
- · Stores the Status register
- · Executes the ISR code
- · Restores the Status (and bank select bit register)
- · Restores the W register

EXAMPLE 14-1: SAVING THE STATUS AND W REGISTERS IN RAM

```
MOVWF
        W TEMP
                    ;copy W to temp register,
                    ; could be in any bank
                    ;swap status to be saved
SWAPF
        STATUS, W
                    ;into W
BCF
        STATUS, RPO ; change to bank 0
                    ;regardless of current
                    :bank
MOVWF
        STATUS TEMP; save status to bank 0
                    :register
    :(ISR)
SWAPF
       STATUS TEMP, W; swap STATUS TEMP
register
                    ;into W, sets bank to
original
                    :state
MOVWF
       STATUS
                    ; move W into STATUS
                    ;register
SWAPF
        W TEMP, F
                    ;swap W TEMP
                    ;swap W_TEMP into W
SWAPE
        W TEMP, W
```

14.7 Watchdog Timer (WDT)

The Watchdog Timer is a free running on-chip RC oscillator which does not require any external components. This RC oscillator is separate from the RC oscillator of the CLKIN pin. That means that the WDT will run, even if the clock on the OSC1 and OSC2 pins of the device has been stopped, for example, by execution of a SLEEP instruction. During normal operation, a WDT time out generates a device Reset. If the device is in Sleep mode, a WDT time out causes the device to wake-up and continue with normal operation. The WDT can be permanently disabled by programming the configuration bit WDTE as clear (Section 14.1 "Configuration Bits").

14.7.1 WDT PERIOD

The WDT has a nominal time-out period of 18 ms (with no prescaler). The time-out periods vary with temperature, VDD and process variations from part to part (see DC Specifications, Table 17-7). If longer time-out periods are desired, a postscaler with a division ratio of up to 1:128 can be assigned to the WDT under software control by writing to the OPTION register. Thus, time-out periods up to 2.3 seconds can be realized.

The CLRWDT and SLEEP instructions clear the WDT and the postscaler, if assigned to the WDT, and prevent it from timing out and generating a device Reset.

The $\overline{\text{TO}}$ bit in the Status register will be cleared upon a Watchdog Timer time out.

14.7.2 WDT PROGRAMMING CONSIDERATIONS

It should also be taken in account that under worst case conditions (VDD = Min., Temperature = Max., max. WDT prescaler) it may take several seconds before a WDT time out occurs.

FIGURE 14-16: WATCHDOG TIMER BLOCK DIAGRAM




TABLE 14-9: SUMMARY OF WATCHDOG TIMER REGISTERS

Address	Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Value on POR Reset	Value on all other Resets
2007h	CONFIG	LVP	BOREN	MCLRE	FOSC2	PWRTE	WDTE	FOSC1	FOSC0	uuuu uuuu	uuuu uuuu
81h, 181h	OPTION	RBPU	INTEDG	T0CS	T0SE	PSA	PS2	PS1	PS0	1111 1111	1111 1111

 $\textbf{Legend:} \quad x = \text{unknown}, \ u = \text{unchanged}, \ - = \text{unimplemented read as '0'}, \ q = \text{value depends upon condition}.$

Note: Shaded cells are not used by the Watchdog Timer.

14.8 Power-Down Mode (Sleep)

The Power-down mode is entered by executing a SLEEP instruction.

If enabled, the Watchdog Timer will be cleared but keeps running, the \overline{PD} bit in the Status register is cleared, the \overline{TO} bit is set, and the oscillator driver is turned off. The I/O ports maintain the status they had, before SLEEP was executed (driving high, low or high-impedance).

For lowest current consumption in this mode, all I/O pins should be either at VDD or Vss with no external circuitry drawing current from the I/O pin and the comparators, and VREF should be disabled. I/O pins that are high-impedance inputs should be pulled high or low externally to avoid switching currents caused by floating inputs. The TOCKI input should also be at VDD or Vss for lowest current consumption. The contribution from on chip pull-ups on PORTB should be considered.

The MCLR pin must be at a logic high level (VIHMC).

Note:	It should be noted that a Reset generated
	by a WDT time-out does not drive MCLR
	pin low.

14.8.1 WAKE-UP FROM SLEEP

The device can wake-up from Sleep through one of the following events:

- 1. External Reset input on MCLR pin
- 2. Watchdog Timer wake-up (if WDT was enabled)
- Interrupt from RB0/INT pin, RB port change, or any peripheral interrupt, which is active in Sleep.


The first event will cause a device Reset. The two latter events are considered a continuation of program execution. The TO and PD bits in the Status register can be used to determine the cause of device Reset. PD bit, which is set on power-up, is cleared when Sleep is invoked. TO bit is cleared if WDT wake-up occurred.

When the SLEEP instruction is being executed, the next instruction (PC + 1) is pre-fetched. For the device to wake-up through an interrupt event, the corresponding interrupt enable bit must be set (enabled). Wake-up is regardless of the state of the GIE bit. If the GIE bit is clear (disabled), the device continues execution at the instruction after the SLEEP instruction. If the GIE bit is set (enabled), the device executes the instruction after the SLEEP instruction and then branches to the interrupt address (0004h). In cases where the execution of the instruction following SLEEP is not desirable, the user should have an NOP after the SLEEP instruction.

Note: If the global interrupts are disabled (GIE is cleared), but any interrupt source has both its interrupt enable bit and the corresponding interrupt flag bits set, the device will not enter Sleep. The SLEEP instruction is executed as a NOP instruction.

The WDT is cleared when the device wakes up from Sleep, regardless of the source of wake-up.

FIGURE 14-17: WAKE-UP FROM SLEEP THROUGH INTERRUPT



Note 1: XT, HS or LP Oscillator mode assumed.

- 2: Tost = 1024 Tosc (drawing not to scale). Approximately 1 μ s delay will be there for RC Oscillator mode.
- 3: GIE = 1 assumed. In this case, after wake-up the processor jumps to the interrupt routine. If GIE = 0, execution will continue in-line.
- 4: CLKOUT is not available in these Oscillator modes, but shown here for timing reference.

14.9 Code Protection

With the Code-Protect bit is cleared (Code-Protect enabled), the contents of the program memory locations are read out as '0'. See "PIC16F627A/628A/648A EEPROM Memory Programming Specification" (DS41196) for details.

Note:

Only <u>a Bulk Erase function can set the \overline{CP} and \overline{CPD} bits by turning off the code protection. The entire data EEPROM and Flash program memory will be erased to turn the code protection off.</u>

14.10 User ID Locations

Four memory locations (2000h-2003h) are designated as user ID locations where the user can store checksum or other code-identification numbers. These locations are not accessible during normal execution but are readable and writable during Program/Verify. Only the Least Significant 4 bits of the user ID locations are used for checksum calculations although each location has 14 bits.

14.11 In-Circuit Serial Programming™ (ICSP™)


The PIC16F627A/628A/648A microcontrollers can be serially programmed while in the end application circuit. This is simply done with two lines for clock and data, and three other lines for power, ground and the programming voltage. This allows customers to manufacture boards with unprogrammed devices and then program the microcontroller just before shipping the product. This also allows the most recent firmware or custom firmware to be programmed.

The device is placed into a Program/Verify mode by holding the RB6 and RB7 pins low while raising the MCLR (VPP) pin from VIL to VIHH. See "PIC16F627A/628A/648A EEPROM Memory Programming Specification" (DS41196) for details. RB6 becomes the programming clock and RB7 becomes the programming data. Both RB6 and RB7 are Schmitt Trigger inputs in this mode.

After Reset, to place the device into Programming/Verify mode, the Program Counter (PC) is at location 00h. A 6-bit command is then supplied to the device. Depending on the command, 14 bits of program data are then supplied to or from the device, depending if the command was a load or a read. For complete details of serial programming, please refer to "PIC16F627A/628A/648A EEPROM Memory Programming Specification" (DS41196).

A typical In-Circuit Serial Programming connection is shown in Figure 14-18.

FIGURE 14-18: TYPICAL IN-CIRCUIT
SERIAL PROGRAMMING
CONNECTION



14.12 Low-Voltage Programming

The LVP bit of the Configuration Word, enables the low-voltage programming. This mode allows the microcontroller to be programmed via ICSP using only a 5V source. This mode removes the requirement of VIHH to be placed on the $\overline{\text{MCLR}}$ pin. The LVP bit is normally erased to '1' which enables the low-voltage programming. In this mode, the RB4/PGM pin is dedicated to the programming function and ceases to be a general purpose I/O pin. The device will enter Programming mode when a '1' is placed on the RB4/PGM pin. The High-Voltage Programming mode is still available by placing VIHH on the $\overline{\text{MCLR}}$ pin.

- **Note 1:** While in this mode, the RB4 pin can no longer be used as a general purpose I/O pin.
 - 2: VDD must be 5.0V <u>+</u>10% during erase operations.

If Low-Voltage Programming mode is not used, the LVP bit should be programmed to a 'o' so that RB4/PGM becomes a digital I/O pin. To program the device, VIHH must be placed onto MCLR during programming. The LVP bit may only be programmed when programming is entered with VIHH on MCLR. The LVP bit cannot be programmed when programming is entered with RB4/PGM.

It should be noted, that once the LVP bit is programmed to '0', only High-Voltage Programming mode can be used to program the device.

14.13 In-Circuit Debugger

Since in-circuit debugging requires the loss of clock, data and MCLR pins, MPLAB® ICD 2 development with an 18-pin device is not practical. A special 28-pin PIC16F648A-ICD device is used with MPLAB ICD 2 to provide separate clock, data and MCLR pins and frees all normally available pins to the user. Debugging of all three versions of the PIC16F627A/628A/648A is supported by the PIC16F648A-ICD.

This special ICD device is mounted on the top of a header and its signals are routed to the MPLAB ICD 2 connector. On the bottom of the header is an 18-pin socket that plugs into the user's target via an 18-pin stand-off connector.

When the ICD pin on the PIC16F648A-ICD device is held low, the In-Circuit Debugger functionality is enabled. This function allows simple debugging functions when used with MPLAB ICD 2. When the microcontroller has this feature enabled, some of the resources are not available for general use. Table 14-19 shows which features are consumed by the background debugger.

TABLE 14-19: DEBUGGER RESOURCES

I/O pins	ICDCLK, ICDDATA
Stack	1 level
Program Memory	Address 0h must be NOP 300h-3FEh

The PIC16F648A-ICD device with header is supplied as an assembly. See Microchip Part Number AC162053.

NOTES:

15.0 INSTRUCTION SET SUMMARY

Each PIC16F627A/628A/648A instruction is a 14-bit word divided into an OPCODE which specifies the instruction type and one or more operands which further specify the operation of the instruction. The PIC16F627A/628A/648A instruction set summary in Table 15-2 lists **byte-oriented**, **bit-oriented**, and **literal and control** operations. Table 15-1 shows the opcode field descriptions.

For **byte-oriented** instructions, 'f' represents a file register designator and 'd' represents a destination designator. The file register designator specifies which file register is to be used by the instruction.

The destination designator specifies where the result of the operation is to be placed. If 'd' is zero, the result is placed in the W register. If 'd' is one, the result is placed in the file register specified in the instruction.

For **bit-oriented** instructions, 'b' represents a bit field designator which selects the number of the bit affected by the operation, while 'f' represents the number of the file in which the bit is located.

For **literal and control** operations, 'k' represents an eight or eleven bit constant or literal value.

15.1 Read-Modify-Write Operations

Any instruction that specifies a file register as part of the instruction performs a Read-Modify-Write (R-M-W) operation. The register is read, the data is modified, and the result is stored according to either the instruction, or the destination designator 'd'. A read operation is performed on a register even if the instruction writes to that register.

For example, a "clrf PORTB" instruction will read PORTB, clear all the data bits, then write the result back to PORTB. This example would have the unintended result that the condition that sets the RBIF flag would be cleared for pins configured as inputs and using the PORTB interrupt-on-change feature.

TABLE 15-1: OPCODE FIELD DESCRIPTIONS

Field	Description
f	Register file address (0x00 to 0x7F)
W	Working register (accumulator)
b	Bit address within an 8-bit file register
k	Literal field, constant data or label
х	Don't care location (= 0 or 1) The assembler will generate code with x = 0. It is the recommended form of use for compatibility with all Microchip software tools.
d	Destination select; d = 0: store result in W, d = 1: store result in file register f. Default is d = 1
TO	Time-out bit
PD	Power-down bit

The instruction set is highly orthogonal and is grouped into three basic categories:

- Byte-oriented operations
- Bit-oriented operations
- · Literal and control operations

All instructions are executed within one single instruction cycle, unless a conditional test is true or the program counter is changed as a result of an instruction. In this case, the execution takes two instruction cycles with the second cycle executed as a NOP. One instruction cycle consists of four oscillator periods. Thus, for an oscillator frequency of 4 MHz, the normal instruction execution time is 1 μs . If a conditional test is true or the program counter is changed as a result of an instruction, the instruction execution time is 2 μs .

Table 15-2 lists the instructions recognized by the MPASM™ assembler.

Figure 15-1 shows the three general formats that the instructions can have.

- **Note 1:** Any unused opcode is reserved. Use of any reserved opcode may cause unexpected operation.
 - **2:** To maintain upward compatibility with future PIC MCU products, <u>do not use</u> the OPTION and TRIS instructions.

All examples use the following format to represent a hexadecimal number:

0xhh

where 'h' signifies a hexadecimal digit.

FIGURE 15-1: GENERAL FORMAT FOR INSTRUCTIONS




TABLE 15-2: PIC16F627A/628A/648A INSTRUCTION SET

Mnen	nonic,	Description		14-Bit Opcode				Status	
Oper				MSb			LSb	Affected	Notes
		BYTE-ORIENTED FILE REGIS	STER OPER	RATION	IS				
ADDWF	f, d	Add W and f	1	00	0111	dfff	ffff	C,DC,Z	1, 2
ANDWF	f, d	AND W with f	1	00	0101	dfff	ffff	Z	1, 2
CLRF	f	Clear f	1	0.0	0001	lfff	ffff	Z	2
CLRW	_	Clear W	1	00	0001	0xxx	xxxx	Z	
COMF	f, d	Complement f	1	00	1001	dfff	ffff	Z	1, 2
DECF	f, d	Decrement f	1	00	0011	dfff	ffff	Z	1, 2
DECFSZ	f, d	Decrement f, Skip if 0	1 ⁽²⁾	00	1011	dfff	ffff		1, 2, 3
INCF	f, d	Increment f	1	00	1010	dfff	ffff	Z	1, 2
INCFSZ	f, d	Increment f, Skip if 0	1 ⁽²⁾	00	1111	dfff	ffff		1, 2, 3
IORWF	f, d	Inclusive OR W with f	1	00	0100	dfff	ffff	Z	1, 2
MOVF	f, d	Move f	1	00	1000	dfff	ffff	Z	1, 2
MOVWF	f	Move W to f	1	00	0000	lfff	ffff		
NOP	_	No Operation	1	00	0000	0xx0	0000		
RLF	f, d	Rotate Left f through Carry	1	00	1101	dfff	ffff	С	1, 2
RRF	f, d	Rotate Right f through Carry	1	00	1100	dfff	ffff	С	1, 2
SUBWF	f, d	Subtract W from f	1	00	0010	dfff	ffff	C,DC,Z	1, 2
SWAPF	f, d	Swap nibbles in f	1	00	1110	dfff	ffff		1, 2
XORWF	f, d	Exclusive OR W with f	1	00	0110	dfff	ffff	Z	1, 2
		BIT-ORIENTED FILE REGIS	TER OPERA	ATIONS	3				•
BCF	f, b	Bit Clear f	1	01	0 0bb	bfff	ffff		1, 2
BSF	f, b	Bit Set f	1	01	01bb	bfff	ffff		1, 2
BTFSC	f, b	Bit Test f, Skip if Clear	1(2)	01	10bb	bfff	ffff		3
BTFSS	f, b	Bit Test f, Skip if Set	1 ⁽²⁾	01	11bb	bfff	ffff		3
		LITERAL AND CONTROL	OPERATION	ONS					I.
ADDLW	k	Add literal and W	1	11	111x	kkkk	kkkk	C,DC,Z	
ANDLW	k	AND literal with W	1	11	1001	kkkk	kkkk	Z	
CALL	k	Call subroutine	2	10	0kkk	kkkk	kkkk		
CLRWDT	_	Clear Watchdog Timer	1	00	0000	0110	0100	TO,PD	
GOTO	k	Go to address	2	10	1kkk	kkkk	kkkk		
IORLW	k	Inclusive OR literal with W	1	11	1000	kkkk	kkkk	Z	
MOVLW	k	Move literal to W	1	11	00xx	kkkk	kkkk		
RETFIE	_	Return from interrupt	2	00	0000	0000	1001		
RETLW	k	Return with literal in W	2	11	01xx	kkkk	kkkk		
RETURN	_	Return from Subroutine	2	00	0000	0000	1000		
SLEEP	_	Go into Standby mode	1	00	0000	0110	0011	TO,PD	
SUBLW	k	Subtract W from literal	1	11	110x	kkkk	kkkk	C,DC,Z	
XORLW	k	Exclusive OR literal with W	1	11	1010	kkkk	kkkk	Z	

Note 1: When an I/O register is modified as a function of itself (e.g., MOVF PORTB, 1), the value used will be that value present on the pins themselves. For example, if the data latch is '1' for a pin configured as input and is driven low by an external device, the data will be written back with a '0'.

^{2:} If this instruction is executed on the TMR0 register (and, where applicable, d = 1), the prescaler will be cleared if assigned to the Timer0 Module.

^{3:} If Program Counter (PC) is modified or a conditional test is true, the instruction requires two cycles. The second cycle is executed as a NOP.

15.2 Instruction Descriptions

ADDLW	Add Literal and W						
Syntax:	[label] ADDLW k						
Operands:	$0 \le k \le 2$	255					
Operation:	(W) + k	\rightarrow (W)					
Status Affected:	C, DC,	Z					
Encoding:	11	111x	kkkk	kkkk			
Description:	The contents of the W register are added to the eight bit literal 'k' and the result is placed in the W register.						
Words:	1						
Cycles:	1						
<u>Example</u>	ADDLW	0x15					
	Before Instruction $W = 0x10$ After Instruction $W = 0x25$						

ANDLW	AND Literal with W						
Syntax:	[label] ANDLW k						
Operands:	$0 \leq k \leq 255$						
Operation:	(W) .AND. (k) \rightarrow (W)						
Status Affected:	Z						
Encoding:	11 1001 kkkk kkkk						
Description:	The contents of W register are AND'ed with the eight bit literal 'k'. The result is placed in the W register.						
Words:	1						
Cycles:	1						
Example	ANDLW 0x5F						
	Before Instruction W = 0xA3 After Instruction W = 0x03						

ADDWF	Add W and f					
Syntax:	[label] ADDWF f,d					
Operands:	$0 \le f \le 127$ $d \in [0,1]$					
Operation:	$(W) + (f) \to (dest)$					
Status Affected:	C, DC, Z					
Encoding:	00 0111 dfff ffff					
Description:	Add the contents of the W register with register 'f'. If 'd' is '0', the result is stored in the W register. If 'd' is '1', the result is stored back in register 'f'.					
Words:	1					
Cycles:	1					
<u>Example</u>	ADDWF REG1, 0					
	Before Instruction $W = 0x17$ $REG1 = 0xC2$ After Instruction $W = 0xD9$ $REG1 = 0xC2$ $Z = 0$ $C = 0$ $DC = 0$					

ANDWF	AND W with f					
Syntax:	[label] ANDWF f,d					
Operands:	$0 \le f \le 127$ $d \in [0,1]$					
Operation:	(W) .AND. (f) \rightarrow (dest)					
Status Affected:	Z					
Encoding:	00 0101 dfff ffff					
Description:	AND the W register with register 'f'. If 'd' is '0', the result is stored in the W register. If 'd' is '1', the result is stored back in register 'f'.					
Words:	1					
Cycles:	1					
<u>Example</u>	ANDWF REG1, 1					
	Before Instruction $W = 0x17$ $REG1 = 0xC2$ After Instruction $W = 0x17$ $REG1 = 0x02$					

BCF	Bit Clea	r f				
Syntax:	[<i>label</i>] [BCF f	,b			
Operands:	$0 \le f \le 127$ $0 \le b \le 7$					
Operation:	$0 \rightarrow (f < b)$)>)				
Status Affected:	None					
Encoding:	01	00bb	bfff	ffff		
Description:	Bit 'b' in	register	'f' is clea	red.		
Words:	1					
Cycles:	1					
<u>Example</u>	BCF	REG1,	7			
	After Ins	EG1 =	= 0xC7			

BSF	Bit Set	f				
Syntax:	[label]	BSF f,	b			
Operands:	$0 \le f \le 127$ $0 \le b \le 7$					
Operation:	$1 \rightarrow (f <$	b>)				
Status Affected:	None					
Encoding:	01	01bb	bfff	ffff		
Description:	Bit 'b' in	register	'f' is set.			
Words:	1					
Cycles:	1					
<u>Example</u>	BSF	REG1,	7			
	Before Instruction REG1 = 0x0A After Instruction REG1 = 0x8A					

BTFSC	Bit Test f, Skip if Clear			
Syntax:	[label] BTFS	C f,b		
Operands:	$0 \le f \le 127$ $0 \le b \le 7$			
Operation:	skip if (f)	= 0		
Status Affected:	None			
Encoding:	01 10bl	bfff	ffff	
Description:	If bit 'b' in register 'f' is '0', then the next instruction is skipped. If bit 'b' is '0', then the next instruction fetched during the current instruction execution is discarded, and a NOP is executed instead, making this a two-cycle instruction.			
Words:	1			
Cycles:	1(2)			
<u>Example</u>	HERE BTF: FALSE GOTO TRUE •		S_CODE	
	After Instructi if REG- PC = if REG-	address HE	UE	

BTFSS	Bit Test f, Skip if Set	CALL	Call Subroutine
Syntax:	[label] BTFSS f,b	Syntax:	[label] CALL k
Operands:	$0 \le f \le 127$	Operands:	$0 \leq k \leq 2047$
	0 ≤ b < 7	Operation:	(PC)+ 1→ TOS,
Operation:	skip if $(f < b >) = 1$		$k \rightarrow PC<10:0>$, (PCLATH<4:3>) $\rightarrow PC<12:11>$
Status Affected:	None	Status Affected:	None
Encoding:	01 11bb bfff ffff	Encoding:	10 0kkk kkkk kkkk
Description:	If bit 'b' in register 'f' is '1', then the next instruction is skipped. If bit 'b' is '1', then the next instruction fetched during the current instruction execution, is discarded and a NOP is executed instead, making this a two-cycle instruction.	Description:	Call Subroutine. First, return address (PC + 1) is pushed onto the stack. The eleven bit immediate address is loaded into PC bits <10:0>. The upper bits of the PC are loaded from PCLATH. CALL is a two-cycle instruction.
Words:	1	Words:	1
Cycles:	1(2)	Cycles:	2
<u>Example</u>	HERE BTFSS REG1 FALSE GOTO PROCESS_CODE	Example	HERE CALL THERE
	TRUE Before Instruction PC = address HERE After Instruction if FLAG<1> = 0, PC = address FALSE if FLAG<1> = 1,	CLRF	Before Instruction PC = Address HERE After Instruction PC = Address THERE TOS = Address HERE+1 Clear f
	PC = address TRUE	Syntax:	[label] CLRF f
		Operands:	0 ≤ f ≤ 127
		Operation:	$00h \rightarrow (f)$ $1 \rightarrow Z$
		Status Affected:	Z
		Encoding:	00 0001 1fff ffff
		Description:	The contents of register 'f' are cleared and the Z bit is set.
		Words:	1
		Cycles:	1
		<u>Example</u>	CLRF REG1
			Before Instruction

REG1 = 0x5A

REG1 = 0x00

= 1

After Instruction

Ζ

CLRW	Clear W	1		
Syntax:	[label]	CLRW		
Operands:	None			
Operation:	$\begin{array}{c} 00h \rightarrow 0 \\ 1 \rightarrow Z \end{array}$	(W)		
Status Affected:	Z			
Encoding:	00	0001	0000	0011
Description:	W register is cleared. Zero bit (Z) is set.			
Words:	1			
Cycles:	1			
<u>Example</u>	CLRW			
	After Ins	Instruction W = 0x struction W = 0x Z = 1	5A	

COMF	Complement f		
Syntax:	[label] COMF f,d		
Operands:	$0 \le f \le 127$ $d \in [0,1]$		
Operation:	$(\overline{f}) \rightarrow (dest)$		
Status Affected:	Z		
Encoding:	00 1001 dfff ffff		
Description:	The contents of register 'f' are complemented. If 'd' is '0', the result is stored in W. If 'd' is '1', the result is stored back in register 'f'.		
Words:	1		
Cycles:	1		
<u>Example</u>	COMF REG1, 0		
	Before Instruction REG1 = 0x13 After Instruction REG1 = 0x13 W = 0xEC		

CLRWDT	Clear V	Vatchdo:	g Timer	
Syntax:	[label]	CLRW	DT	
Operands:	None			
Operation:	00h → WDT 0 → WDT prescaler, 1 → \overline{TO} 1 → \overline{PD}			
Status Affected:	TO, PD			
Encoding:	0.0	0000	0110	0100
Description:	CLRWDT instruction resets the Watchdog Timer. It also resets the prescaler of the WDT. Status bits TO and PD are set.			
Words:	1			
Cycles:	1			
Example _	CLRWDT			
	After In	struction WDT cou	unter = 3	0x00 0 1

DECF	Decrement f		
Syntax:	[label] DECF f,d		
Operands:	$0 \le f \le 127$ $d \in [0,1]$		
Operation:	(f) - 1 \rightarrow (dest)		
Status Affected:	Z		
Encoding:	00 0011 dfff ffff		
Description:	Decrement register 'f'. If 'd' is '0'. the result is stored in the W register. If 'd' is '1', the result is stored back in register 'f'.		
Words:	1		
Cycles:	1		
<u>Example</u>	DECF CNT, 1		
	Before Instruction $CNT = 0x01$ $Z = 0$ After Instruction $CNT = 0x00$ $Z = 1$		

DECFSZ	Decrement f, Skip if 0		
Syntax:	[label] DECFSZ f,d		
Operands:	$0 \le f \le 127$ $d \in [0,1]$		
Operation:	(f) - 1 \rightarrow (dest); skip if result = 0		
Status Affected:	None		
Encoding:	00 1011 dfff ffff		
Description:	The contents of register 'f' are decremented. If 'd' is '0', the result is placed in the W register. If 'd' is '1', the result is placed back in register 'f'. If the result is '0', the next instruction, which is already fetched, is discarded. A NOP is executed instead making it a two-cycle instruction.		
Words:	1		
Cycles:	1(2)		
<u>Example</u>	HERE DECFSZ REG1, 1 GOTO LOOP CONTINUE • •		
	Before Instruction PC = address HERE After Instruction REG1 = REG1 - 1 if REG1 = 0, PC = address CONTINUE if REG1 ≠ 0, PC = address HERE+1		

GOTO	Unconditional Branch			
Syntax:	[label] GOTO k			
Operands:	$0 \le k \le 2047$			
Operation:	$k \rightarrow PC<10:0>$ PCLATH<4:3> \rightarrow PC<12:11>			
Status Affected:	None			
Encoding:	10 1kkk kkkk kkkk			
Description:	GOTO is an unconditional branch. The eleven-bit immediate value is loaded into PC bits <10:0>. The upper bits of PC are loaded from PCLATH<4:3>. GOTO is a two-cycle instruction.			
Words:	1			
Cycles:	2			
<u>Example</u>	GOTO THERE			
	After Instruction PC = Address THERE			

INCF	Increment f			
Syntax:	[label] INCF f,d			
Operands:	$0 \le f \le 127$ d $\in [0,1]$			
Operation:	$(f) + 1 \rightarrow (dest)$			
Status Affected:	Z			
Encoding:	00 1010 dfff ffff			
Description:	The contents of register 'f' are incremented. If 'd' is '0', the result is placed in the W register. If 'd' is '1', the result is placed back in register 'f'.			
Words:	1			
Cycles:	1			
<u>Example</u>	INCF REG1, 1			
	Before Instruction $ REG1 = 0xFF Z = 0 $ After Instruction $ REG1 = 0x00 Z = 1 $			

INCFSZ	Increment f, Skip if 0		
Syntax:	[label] INCFSZ f,d		
Operands:	$0 \le f \le 127$ $d \in [0,1]$		
Operation:	(f) + 1 \rightarrow (dest), skip if result = 0	١	
Status Affected:	None		
Encoding:	00 1111 dfff ffff		
Description:	The contents of register 'f' are incremented. If 'd' is '0', the result is placed in the W register. If 'd' is '1', the result is placed back in register 'f'. If the result is '0', the next instruction, which is already fetched, is discarded. A NOP is executed instead making it a two-cycle instruction.		
Words:	1		
Cycles:	1(2)		
<u>Example</u>	HERE INCFSZ REG1, 1 GOTO LOOP CONTINUE • • • •		
	Before Instruction PC = address HERE After Instruction REG1 = REG1 + 1 if CNT = 0, PC = address CONTINUE		

if REG1≠ 0,

PC = address HERE +1

IORLW	Inclusive OR Literal with W			
Syntax:	[label] IORLW k			
Operands:	$0 \le k \le 255$			
Operation:	(W) .OR. $k \rightarrow$ (W)			
Status Affected:	Z			
Encoding:	11 1000 kkkk kkkk			
Description:	The contents of the W register is OR'ed with the eight-bit literal 'k'. The result is placed in the W register.			
Words:	1			
Cycles:	1			
<u>Example</u>	IORLW 0x35			
	Before Instruction $W = 0x9A$ After Instruction $W = 0xBF$ Z = 0			

MOVLW	Move Literal to W			
Syntax:	[label]	MOVL	.W k	
Operands:	$0 \le k \le 2$	255		
Operation:	$k \rightarrow (W)$)		
Status Affected:	None			
Encoding:	11	00xx	kkkk	kkkk
Description:	The eight bit literal 'k' is loaded into W register. The "don't cares" will assemble as '0's.			
Words:	1			
Cycles:	1			
<u>Example</u>	MOVLW	0x5A		
	,	struction = 0x5	4	

IORWF	Inclusive OR W with f
Syntax:	[label] IORWF f,d
Operands:	$0 \le f \le 127$ $d \in [0,1]$
Operation:	(W) .OR. (f) \rightarrow (dest)
Status Affected:	Z
Encoding:	00 0100 dfff ffff
Description:	Inclusive OR the W register with register 'f'. If 'd' is '0', the result is placed in the W register. If 'd' is '1', the result is placed back in register 'f'.
Words:	1
Cycles:	1
<u>Example</u>	IORWF REG1, 0
	Before Instruction REG1 = 0x13 W = 0x91 After Instruction REG1 = 0x13 W = 0x93 Z = 1

MOVF	Move f
Syntax:	[label] MOVF f,d
Operands:	$0 \le f \le 127$ $d \in [0,1]$
Operation:	$(f) \to (dest)$
Status Affected:	Z
Encoding:	00 1000 dfff ffff
Description:	The contents of register 'f' is moved to a destination dependent upon the status of 'd'. If $d = 0$, destination is W register. If $d = 1$, the destination is file register f itself. $d = 1$ is useful to test a file register since status flag Z is affected.
Words:	1
Cycles:	1
<u>Example</u>	MOVF REG1, 0
	After Instruction W= value in REG1 register Z = 1

MOVWF	Move W to f
Syntax:	[label] MOVWF f
Operands:	$0 \le f \le 127$
Operation:	$(W) \rightarrow (f)$
Status Affected:	None
Encoding:	00 0000 lfff ffff
Description:	Move data from W register to register 'f'.
Words:	1
Cycles:	1
<u>Example</u>	MOVWF REG1
	Before Instruction REG1 = 0xFF W = 0x4F After Instruction REG1 = 0x4F W = 0x4F

OPTION	Load Op	otion Re	gister	
Syntax:	[label] OPTION			
Operands:	None			
Operation:	$(W) \rightarrow C$	PTION		
Status Affected:	None			
Encoding:	00	0000	0110	0010
Description:	loaded in This inst code cor products readable user can	n the OP ruction is mpatibilit s. Since (e/writable directly	he W regi TION regs s support y with PIC OPTION i e register, address i ruction su	ister. ed for C16C5X s a the t. Using
Words:	1			
Cycles:	1			
<u>Example</u>				
	ity with	future P s, do no	vard com PIC [®] MCI ot use thi	Ú

NOP	No Ope	ration		
Syntax:	[label]	NOP		
Operands:	None			
Operation:	No operation			
Status Affected:	None			
Encoding:	00	0000	0xx0	0000
Description:	No oper	ation.		
Words:	1			
Cycles:	1			
<u>Example</u>	NOP			

RETFIE	Return from Interrupt
Syntax:	[label] RETFIE
Operands:	None
Operation:	$TOS \rightarrow PC,$ $1 \rightarrow GIE$
Status Affected:	None
Encoding:	00 0000 0000 1001
Description:	Return from Interrupt. Stack is POPed and Top-of-Stack (TOS) is loaded in the PC. Interrupts are enabled by setting Global Interrupt Enable bit, GIE (INTCON<7>). This is a two-cycle instruction.
Words:	1
Cycles:	2
Example Page 1	RETFIE
	After Interrupt PC = TOS GIE = 1

RETLW	Return with Literal in W		
Syntax:	[label] RETLW k		
Operands:	$0 \leq k \leq 255$		
Operation:	$\begin{array}{l} k \rightarrow (W); \\ TOS \rightarrow PC \end{array}$		
Status Affected:	None		
Encoding:	11 01xx kkkk kkkk		
Description:	The W register is loaded with the eight-bit literal 'k'. The program counter is loaded from the top of the stack (the return address). This is a two-cycle instruction.		
Words:	1		
Cycles:	2		
Example	<pre>CALL TABLE;W contains table ;offset value • ;W now has table value •</pre>		
TABLE	ADDWF PC;W = offset RETLW k1;Begin table RETLW k2; RETLW k2; RETLW kn; End of table Before Instruction W = 0x07 After Instruction W = value of k8		

RLF	Rotate L	eft f thr	ough Ca	rry
Syntax:	[label]	RLF	f,d	
Operands:	$0 \le f \le 12$ $d \in [0,1]$	27		
Operation:	See desc	cription b	elow	
Status Affected:	С			
Encoding:	00	1101	dfff	ffff
Description:	rotated of the Carry result is	ne bit to / Flag. If blaced ir /, the res	egister 'f' the left th 'd' is '0', the W re sult is stor '. GISTER F	nrough the egister.
Words:	1			
Cycles:	1			
<u>Example</u>	RLF	REG1,	0	
	C After Inst	1 =1110 = 0	0110	

RETURN Return from Subroutine

Syntax:	[label]	RETU	RN	
Operands:	None			
Operation:	$TOS \to PC$			
Status Affected:	None			
Encoding:	00	0000	0000	1000
Description:	stack is the stac the prog	POPed k (TOS)	routine. T and the to is loaded inter. This ction.	op of I into
Words:	1			
Cycles:	2			
<u>Example</u>	RETURN			
	After Int	errupt C = TOS	6	

RRF	Rotate Right f through Carry	SUBLW	Subtract W from Literal
Syntax:	[label] RRF f,d	Syntax:	[label] SUBLW k
Operands:	$0 \le f \le 127$	Operands:	$0 \le k \le 255$
	d ∈ [0,1]	Operation:	$k - (W) \rightarrow (W)$
Operation:	See description below	Status	C, DC, Z
Status Affected:	С	Affected:	
Encoding:	00 1100 dfff ffff	Encoding:	11 110x kkkk kkkk
Description:	The contents of register 'f' are rotated one bit to the right through the Carry Flag. If 'd' is '0', the result is placed in the W register. If 'd' is '1', the result is placed back in register 'f'.	Description: Words: Cycles:	The W register is subtracted (2's complement method) from the eightbit literal 'k'. The result is placed in the W register. 1
	C REGISTER F	•	SUBLW 0x02
Manda.	4	Example 1:	Before Instruction
Words:	1		W = 1
Cycles:	1		C = ?
<u>Example</u>	RRF REG1, 0		After Instruction
	Before Instruction REG1 = 1110 0110 C = 0		W = 1 C = 1; result is positive
	After Instruction	Example 2:	Before Instruction
	REG1 = 1110 0110 W = 0111 0011		W = 2
	C = 0		C = ?
			After Instruction
SLEEP			W = 0 C = 1; result is zero
Syntax:	[label] SLEEP	Example 3:	Before Instruction
Operands:	None		W = 3 C = ?
Operation:	$00h \rightarrow WDT,$		After Instruction
	0 → WDT prescaler, 1 → TO,		W = 0xFF
	$0 \rightarrow \overline{PD}$		C = 0; result is negative
Status Affected:	TO, PD		,
Encoding:	00 0000 0110 0011		
Description:	The power-down Status bit, PD is cleared. Time out Status bit, TO is set. Watchdog Timer and its prescaler are cleared. The processor is put into Sleep mode with the oscillator stopped. See Section 14.8 "Power-Down Mode (Sleep)" for more details.		
Words:	1		
Cycles:	1		
Example:	SLEEP		

SUBWF	Subtract W from f
Syntax:	[label] SUBWF f,d
Operands:	$0 \le f \le 127$ $d \in [0,1]$
Operation:	(f) - (W) \rightarrow (dest)
Status Affected:	C, DC, Z
Encoding:	00 0010 dfff ffff
Description:	Subtract (2's complement method) W register from register 'f'. If 'd' is '0', the result is stored in the W register. If 'd' is '1', the result is stored back in register 'f'.
Words:	1
Cycles:	1
Example 1:	SUBWF REG1, 1
	Before Instruction
	REG1 = 3 W = 2 C = ?
	After Instruction
	REG1 = 1 W = 2 C = 1; result is positive DC = 1 Z = 0
Example 2:	Before Instruction
	REG1 = 2 W = 2 C = ?
	After Instruction
	REG1 = 0 W = 2 C = 1; result is zero Z = DC = 1
Example 3:	Before Instruction
	REG1 = 1 W = 2 C = ?
	After Instruction
	REG1 = 0xFF W = 2 C = 0; result is negative Z = DC = 0

SWAPF	Swap Nibbles in f
Syntax:	[label] SWAPF f,d
Operands:	$0 \le f \le 127$ $d \in [0,1]$
Operation:	$(f<3:0>) \rightarrow (dest<7:4>),$ $(f<7:4>) \rightarrow (dest<3:0>)$
Status Affected:	None
Encoding:	00 1110 dfff ffff
Description:	The upper and lower nibbles of register 'f' are exchanged. If 'd' is '0', the result is placed in W register. If 'd' is '1', the result is placed in register 'f'.
Words:	1
Cycles:	1
<u>Example</u>	SWAPF REG1, 0
	Before Instruction
	REG1 = 0xA5
	After Instruction REG1 = 0xA5 W = 0x5A

TRIS	Load TRIS Register							
Syntax:	[label]	TRIS	f					
Operands:	$5 \le f \le 7$							
Operation:	$(W) \rightarrow T$	RIS regi	ster f;					
Status Affected:	None							
Encoding:	00	0000	0110	Offf				
Description:	code cor PIC16C5 registers	mpatibilit X produ are read the use	s supportery with the lets. Sincer dable and r can dire	e e TRIS d				
Words:	1							
Cycles:	1							
<u>Example</u>								
	ity with	future P s, do no	vard com PIC [®] MCU of use thi	j				

XORLW	Exclusive OR Literal with W						
Syntax:	[label] XORLW k						
Operands:	$0 \leq k \leq 255$						
Operation:	(W) .XOR. $k \rightarrow (W)$						
Status Affected:	Z						
Encoding:	11 1010 kkkk kkkk						
Description:	The contents of the W register are XOR'ed with the eight-bit literal 'k'. The result is placed in the W register.						
Words:	1						
Cycles:	1						
Example:	XORLW 0xAF						
	Before Instruction						
	W = 0xB5						
	After Instruction						
	W = 0x1A						

XORWF	Exclusive OR W with f							
Syntax:	[label] XORWF f,d							
Operands:	$0 \le f \le 127$ $d \in [0,1]$							
Operation:	(W) .XOR. (f) \rightarrow (dest)							
Status Affected:	Z							
Encoding:	00 0110 dfff ffff							
Description:	Exclusive OR the contents of the W register with register 'f'. If 'd' is '0', the result is stored in the W register. If 'd' is '1', the result is stored back in register 'f'.							
Words:	1							
Cycles:	1							
<u>Example</u>	XORWF REG1, 1							
	Before Instruction							
	REG1 = 0xAF $W = 0xB5$							
	After Instruction							
	REG1 = 0x1A $W = 0xB5$							

16.0 DEVELOPMENT SUPPORT

The PIC® microcontrollers are supported with a full range of hardware and software development tools:

- Integrated Development Environment
 - MPLAB® IDE Software
- · Assemblers/Compilers/Linkers
 - MPASMTM Assembler
 - MPLAB C18 and MPLAB C30 C Compilers
 - MPLINKTM Object Linker/ MPLIBTM Object Librarian
 - MPLAB ASM30 Assembler/Linker/Library
- Simulators
 - MPLAB SIM Software Simulator
- Emulators
 - MPLAB ICE 2000 In-Circuit Emulator
 - MPLAB REAL ICE™ In-Circuit Emulator
- · In-Circuit Debugger
 - MPLAB ICD 2
- Device Programmers
 - PICSTART® Plus Development Programmer
 - MPLAB PM3 Device Programmer
 - PICkit™ 2 Development Programmer
- Low-Cost Demonstration and Development Boards and Evaluation Kits

16.1 MPLAB Integrated Development Environment Software

The MPLAB IDE software brings an ease of software development previously unseen in the 8/16-bit micro-controller market. The MPLAB IDE is a Windows® operating system-based application that contains:

- A single graphical interface to all debugging tools
 - Simulator
 - Programmer (sold separately)
 - Emulator (sold separately)
 - In-Circuit Debugger (sold separately)
- · A full-featured editor with color-coded context
- A multiple project manager
- Customizable data windows with direct edit of contents
- · High-level source code debugging
- Visual device initializer for easy register initialization
- · Mouse over variable inspection
- Drag and drop variables from source to watch windows
- · Extensive on-line help
- Integration of select third party tools, such as HI-TECH Software C Compilers and IAR C Compilers

The MPLAB IDE allows you to:

- Edit your source files (either assembly or C)
- One touch assemble (or compile) and download to PIC MCU emulator and simulator tools (automatically updates all project information)
- · Debug using:
 - Source files (assembly or C)
 - Mixed assembly and C
 - Machine code

MPLAB IDE supports multiple debugging tools in a single development paradigm, from the cost-effective simulators, through low-cost in-circuit debuggers, to full-featured emulators. This eliminates the learning curve when upgrading to tools with increased flexibility and power.

16.2 MPASM Assembler

The MPASM Assembler is a full-featured, universal macro assembler for all PIC MCUs.

The MPASM Assembler generates relocatable object files for the MPLINK Object Linker, Intel® standard HEX files, MAP files to detail memory usage and symbol reference, absolute LST files that contain source lines and generated machine code and COFF files for debugging.

The MPASM Assembler features include:

- Integration into MPLAB IDE projects
- User-defined macros to streamline assembly code
- Conditional assembly for multi-purpose source files
- Directives that allow complete control over the assembly process

16.3 MPLAB C18 and MPLAB C30 C Compilers

The MPLAB C18 and MPLAB C30 Code Development Systems are complete ANSI C compilers for Microchip's PIC18 and PIC24 families of microcontrollers and the dsPIC30 and dsPIC33 family of digital signal controllers. These compilers provide powerful integration capabilities, superior code optimization and ease of use not found with other compilers.

For easy source level debugging, the compilers provide symbol information that is optimized to the MPLAB IDE debugger.

16.4 MPLINK Object Linker/ MPLIB Object Librarian

The MPLINK Object Linker combines relocatable objects created by the MPASM Assembler and the MPLAB C18 C Compiler. It can link relocatable objects from precompiled libraries, using directives from a linker script.

The MPLIB Object Librarian manages the creation and modification of library files of precompiled code. When a routine from a library is called from a source file, only the modules that contain that routine will be linked in with the application. This allows large libraries to be used efficiently in many different applications.

The object linker/library features include:

- Efficient linking of single libraries instead of many smaller files
- Enhanced code maintainability by grouping related modules together
- Flexible creation of libraries with easy module listing, replacement, deletion and extraction

16.5 MPLAB ASM30 Assembler, Linker and Librarian

MPLAB ASM30 Assembler produces relocatable machine code from symbolic assembly language for dsPIC30F devices. MPLAB C30 C Compiler uses the assembler to produce its object file. The assembler generates relocatable object files that can then be archived or linked with other relocatable object files and archives to create an executable file. Notable features of the assembler include:

- · Support for the entire dsPIC30F instruction set
- · Support for fixed-point and floating-point data
- · Command line interface
- · Rich directive set
- · Flexible macro language
- · MPLAB IDE compatibility

16.6 MPLAB SIM Software Simulator

The MPLAB SIM Software Simulator allows code development in a PC-hosted environment by simulating the PIC MCUs and dsPIC® DSCs on an instruction level. On any given instruction, the data areas can be examined or modified and stimuli can be applied from a comprehensive stimulus controller. Registers can be logged to files for further run-time analysis. The trace buffer and logic analyzer display extend the power of the simulator to record and track program execution, actions on I/O, most peripherals and internal registers.

The MPLAB SIM Software Simulator fully supports symbolic debugging using the MPLAB C18 and MPLAB C30 C Compilers, and the MPASM and MPLAB ASM30 Assemblers. The software simulator offers the flexibility to develop and debug code outside of the hardware laboratory environment, making it an excellent, economical software development tool.

16.7 MPLAB ICE 2000 High-Performance In-Circuit Emulator

The MPLAB ICE 2000 In-Circuit Emulator is intended to provide the product development engineer with a complete microcontroller design tool set for PIC microcontrollers. Software control of the MPLAB ICE 2000 In-Circuit Emulator is advanced by the MPLAB Integrated Development Environment, which allows editing, building, downloading and source debugging from a single environment.

The MPLAB ICE 2000 is a full-featured emulator system with enhanced trace, trigger and data monitoring features. Interchangeable processor modules allow the system to be easily reconfigured for emulation of different processors. The architecture of the MPLAB ICE 2000 In-Circuit Emulator allows expansion to support new PIC microcontrollers.

The MPLAB ICE 2000 In-Circuit Emulator system has been designed as a real-time emulation system with advanced features that are typically found on more expensive development tools. The PC platform and Microsoft® Windows® 32-bit operating system were chosen to best make these features available in a simple, unified application.

16.8 MPLAB REAL ICE In-Circuit Emulator System

MPLAB REAL ICE In-Circuit Emulator System is Microchip's next generation high-speed emulator for Microchip Flash DSC $^{\circledR}$ and MCU devices. It debugs and programs PIC $^{\circledR}$ and dsPIC $^{\circledR}$ Flash microcontrollers with the easy-to-use, powerful graphical user interface of the MPLAB Integrated Development Environment (IDE), included with each kit.

The MPLAB REAL ICE probe is connected to the design engineer's PC using a high-speed USB 2.0 interface and is connected to the target with either a connector compatible with the popular MPLAB ICD 2 system (RJ11) or with the new high speed, noise tolerant, low-voltage differential signal (LVDS) interconnection (CAT5).

MPLAB REAL ICE is field upgradeable through future firmware downloads in MPLAB IDE. In upcoming releases of MPLAB IDE, new devices will be supported, and new features will be added, such as software breakpoints and assembly code trace. MPLAB REAL ICE offers significant advantages over competitive emulators including low-cost, full-speed emulation, real-time variable watches, trace analysis, complex breakpoints, a ruggedized probe interface and long (up to three meters) interconnection cables.

16.9 MPLAB ICD 2 In-Circuit Debugger

Microchip's In-Circuit Debugger, MPLAB ICD 2, is a powerful, low-cost, run-time development tool, connecting to the host PC via an RS-232 or high-speed USB interface. This tool is based on the Flash PIC MCUs and can be used to develop for these and other PIC MCUs and dsPIC DSCs. The MPLAB ICD 2 utilizes the in-circuit debugging capability built into the Flash devices. This feature, along with Microchip's In-Circuit Serial ProgrammingTM (ICSPTM) protocol, offers costeffective, in-circuit Flash debugging from the graphical user interface of the MPLAB Integrated Development Environment. This enables a designer to develop and debug source code by setting breakpoints, single stepping and watching variables, and CPU status and peripheral registers. Running at full speed enables testing hardware and applications in real time. MPLAB ICD 2 also serves as a development programmer for selected PIC devices.

16.10 MPLAB PM3 Device Programmer

The MPLAB PM3 Device Programmer is a universal, CE compliant device programmer with programmable voltage verification at VDDMIN and VDDMAX for maximum reliability. It features a large LCD display (128 x 64) for menus and error messages and a modular, detachable socket assembly to support various package types. The ICSP™ cable assembly is included as a standard item. In Stand-Alone mode, the MPLAB PM3 Device Programmer can read, verify and program PIC devices without a PC connection. It can also set code protection in this mode. The MPLAB PM3 connects to the host PC via an RS-232 or USB cable. The MPLAB PM3 has high-speed communications and optimized algorithms for quick programming of large memory devices and incorporates an SD/MMC card for file storage and secure data applications.

16.11 PICSTART Plus Development Programmer

The PICSTART Plus Development Programmer is an easy-to-use, low-cost, prototype programmer. It connects to the PC via a COM (RS-232) port. MPLAB Integrated Development Environment software makes using the programmer simple and efficient. The PICSTART Plus Development Programmer supports most PIC devices in DIP packages up to 40 pins. Larger pin count devices, such as the PIC16C92X and PIC17C76X, may be supported with an adapter socket. The PICSTART Plus Development Programmer is CE compliant.

16.12 PICkit 2 Development Programmer

The PICkit™ 2 Development Programmer is a low-cost programmer and selected Flash device debugger with an easy-to-use interface for programming many of Microchip's baseline, mid-range and PIC18F families of Flash memory microcontrollers. The PICkit 2 Starter Kit includes a prototyping development board, twelve sequential lessons, software and HI-TECH's PICC™ Lite C compiler, and is designed to help get up to speed quickly using PIC® microcontrollers. The kit provides everything needed to program, evaluate and develop applications using Microchip's powerful, mid-range Flash memory family of microcontrollers.

16.13 Demonstration, Development and Evaluation Boards

A wide variety of demonstration, development and evaluation boards for various PIC MCUs and dsPIC DSCs allows quick application development on fully functional systems. Most boards include prototyping areas for adding custom circuitry and provide application firmware and source code for examination and modification.

The boards support a variety of features, including LEDs, temperature sensors, switches, speakers, RS-232 interfaces, LCD displays, potentiometers and additional EEPROM memory.

The demonstration and development boards can be used in teaching environments, for prototyping custom circuits and for learning about various microcontroller applications.

In addition to the PICDEMTM and dsPICDEMTM demonstration/development board series of circuits, Microchip has a line of evaluation kits and demonstration software for analog filter design, Keeloq® security ICs, CAN, IrDA®, PowerSmart® battery management, SEEVAL® evaluation system, Sigma-Delta ADC, flow rate sensing, plus many more.

Check the Microchip web page (www.microchip.com) and the latest "Product Selector Guide" (DS00148) for the complete list of demonstration, development and evaluation kits.

17.0 ELECTRICAL SPECIFICATIONS


Absolute Maximum Ratings(†)

An	nbient temperature under bias	40 to +125°C
Sto	prage temperature	65°C to +150°C
Vo	Itage on VDD with respect to Vss	-0.3 to +6.5V
Vo	Itage on MCLR and RA4 with respect to Vss	0.3 to +14V
Vo	Itage on all other pins with respect to Vss	0.3V to VDD + 0.3V
To	tal power dissipation ⁽¹⁾	800 mW
Ma	ximum current out of Vss pin	300 mA
Ma	ximum current into VDD pin	250 mA
Inp	out clamp current, lik (Vi < 0 or Vi > VDD)	± 20 mA
Οι	tput clamp current, loк (Vo < 0 or Vo >VDD)	± 20 mA
Ma	ximum output current sunk by any I/O pin	25 mA
Ma	ximum output current sourced by any I/O pin	25 mA
Ma	ximum current sunk by PORTA and PORTB (Combined)	200 mA
Ma	ximum current sourced by PORTA and PORTB (Combined)	200 mA
No	Ite 1: Power dissipation is calculated as follows: PDIS = VDD x {IDD $-\sum IOH$ } + $\sum {(VDD - D)}$	VOH) x IOH} + Σ (VOI x IOL)

† NOTICE: Stresses above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at those or any other conditions above those indicated in the operation listings of this specification is not implied. Exposure to maximum rating conditions for extended periods may affect device reliability.

Note: Voltage spikes below Vss at the $\overline{\text{MCLR}}$ pin, inducing currents greater than 80 mA, may cause latch-up. Thus, a series resistor of 50-100 Ω should be used when applying a "low" level to the $\overline{\text{MCLR}}$ pin rather than pulling this pin directly to Vss.

FIGURE 17-1: PIC16F627A/628A/648A VOLTAGE-FREQUENCY GRAPH, -40°C \leq TA \leq +125°C 6.0 5.5 5.0 4.5 VDD (VOLTS) 4.0 3.5 3.0 2.5 25 0 FREQUENCY (MHz) Note: The shaded region indicates the permissible combinations of voltage and frequency.



17.1 DC Characteristics: PIC16F627A/628A/648A (Industrial, Extended) PIC16LF627A/628A/648A (Industrial)

PIC16LI (Industri		628A/648A	Standard Operating Conditions (unless otherwise stated) Operating temperature -40°C ≤ Ta ≤ +85°C for industrial					
PIC16F0		28A/648A nded)	Standard Operating Conditions (unless otherwise stated) Operating temperature $-40^{\circ}\text{C} \le \text{Ta} \le +85^{\circ}\text{C}$ for industrial and $-40^{\circ}\text{C} \le \text{Ta} \le +125^{\circ}\text{C}$ for extended					
Param No.	Sym	Characteristic/Device	Min	Тур†	Max	Units	Conditions	
	Vdd	Supply Voltage						
D001		PIC16LF627A/628A/648A	2.0	_	5.5	V		
		PIC16F627A/628A/648A	3.0	_	5.5	V		
D002	VDR	RAM Data Retention Voltage ⁽¹⁾	_	1.5*		V	Device in Sleep mode	
D003	VPOR	VDD Start Voltage to ensure Power-on Reset	_	Vss	I	V	See Section 14.4 "Power- on Reset (POR), Power-up Timer (PWRT), Oscillator Start-up Timer (OST) and Brown-out Reset (BOR)"on Power-on Reset for details	
D004	SVDD	VDD Rise Rate to ensure Power-on Reset	0.05*	_		V/ms	See Section 14.4 "Power- on Reset (POR), Power-up Timer (PWRT), Oscillator Start-up Timer (OST) and Brown-out Reset (BOR)" on Power-on Reset for details	
D005	VBOR	Brown-out Reset Voltage	3.65	4.0	4.35	V	BOREN configuration bit is set	
			3.65	4.0	4.4	V	BOREN configuration bit is set, Extended	

Legend: Rows with standard voltage device data only are shaded for improved readability.

Note 1: This is the limit to which VDD can be lowered in Sleep mode without losing RAM data.

^{*} These parameters are characterized but not tested.

[†] Data in "Typ" column is at 5.0V, 25°C, unless otherwise stated. These parameters are for design guidance only and are not tested.

17.2 DC Characteristics: PIC16F627A/628A/648A (Industrial) PIC16LF627A/628A/648A (Industrial)

DC CHARA	CTERISTICS		ard Ope			ess otherwise stated) +85°C for industrial						
Param	LF and F Device	Min†	Тур	Max	Units		Conditions					
No.	Characteristics	IVIIII	тур	IVIAA	Units	V DD	Note					
Supply Voltage (VDD)												
D001	LF	2.0	_	5.5	V	_						
D001	LF/F	3.0	_	5.5	V	_						
Power-dov	wn Base Current (IPD)											
	LF		0.01	0.80	μΑ	2.0	WDT, BOR, Comparators, VREF and					
D020	LF/F	_	0.01	0.85	μΑ	3.0	T1OSC: disabled					
		_	0.02	2.7	μΑ	5.0						
Peripheral	Module Current (∆IMOD)	(1)										
	LF		1	2.0	μΑ	2.0	WDT Current					
D021	LF/F	_	2	3.4	μΑ	3.0						
			9	17.0	μΑ	5.0						
Dogo	LF/F		29	52	μΑ	4.5	BOR Current					
D022			30	55	μΑ	5.0						
	LF		15	22	μΑ	2.0	Comparator Current					
D023	LF/F	_	22	37	μА	3.0	(Both comparators enabled)					
		_	44	68	μA	5.0						
	LF	_	34	55	μA	2.0	VREF Current					
D024	LF/F		50	75	μA	3.0						
			80	110	μA	5.0						
	LF	_	1.2	2.0	<u>.</u> μΑ	2.0	T1Osc Current					
D025	LF/F		1.3	2.2	μA	3.0						
			1.8	2.9	μA	5.0						
Supply Cu	rrent (IDD)		<u>I</u>			I						
	LF		10	15	μА	2.0	Fosc = 32 kHz					
D010	LF/F		15	25	μA	3.0	LP Oscillator Mode					
		_	28	48	μA	5.0						
	LF		125	190	μA	2.0	Fosc = 1 MHz					
D011	LF/F		175	340	μA	3.0	XT Oscillator Mode					
			320	520	<u>.</u> μΑ	5.0						
	LF		250	350	μA	2.0	Fosc = 4 MHz					
D012	LF/F	 	450	600	μA	3.0	XT Oscillator Mode					
			710	995	μΑ	5.0	1					
	LF	—	395	465	μА	2.0	Fosc = 4 MHz					
D012A	LF/F	† –	565	785	μΑ	3.0	INTOSC					
			0.895	1.3	mA	5.0	†					
	LF/F	<u> </u>	2.5	2.9	mA	4.5	Fosc = 20 MHz					
D013		_	2.75	3.3	mA	5.0	HS Oscillator Mode					

Note 1: The "Δ" current is the additional current consumed when this peripheral is enabled. This current should be added to the base IDD or IPD measurement. Max values should be used when calculating total current consumption.

17.3 DC Characteristics: PIC16F627A/628A/648A (Extended)

DC CHARACTERISTICS Standard Operating Conditions (unless otherwise stated) Operating temperature -40°C ≤ Ta ≤ +125°C for extended														
Param	Device Characteristics	Min†	Тур	Max	Units		Conditions							
No.			-71			VDD	Note							
Supply V	oltage (VDD)													
D001	_	3.0	_	5.5	V									
Power-do	own Base Current (IPD)		,											
D020E	_		0.01	4	μΑ	3.0	WDT, BOR, Comparators, VREF and							
DUZUE			0.02	8	μΑ	5.0	T1OSC: disabled							
Periphera	al Module Current (∆Iмо D) ⁽	1)		-										
D021E	_	_	2	9	μΑ	3.0	WDT Current							
DUZIE		_	9	20	μΑ	5.0								
D022E	_	_	29	52	μΑ	4.5	BOR Current							
DUZZE		_	30	55	μΑ	5.0								
D023E	_	_	22	37	μΑ	3.0	Comparator Current							
D023E		_	44	68	μΑ	5.0	(Both comparators enabled)							
D024E	_	_	50	75	μΑ	3.0	VREF Current							
D024E		_	83	110	μΑ	5.0								
D025E	_	_	1.3	4	μΑ	3.0	T1OSC Current							
D023E		_	1.8	6	μΑ	5.0								
Supply C	urrent (IDD)													
D010E	_	_	15	28	μΑ	3.0	Fosc = 32 kHz							
DOTOL			28	54	μΑ	5.0	LP Oscillator Mode							
D011E	_	_	175	340	μΑ	3.0	Fosc = 1 MHz							
DOTTE		_	320	520	μΑ	5.0	XT Oscillator Mode							
D012E	_		450	650	μΑ	3.0	Fosc = 4 MHz							
DUIZE		_	0.710	1.1	mA	5.0	XT Oscillator Mode							
D012AE			565	785	μΑ	3.0	Fosc = 4 MHz							
DUIZAE		_	0.895	1.3	mA	5.0	INTOSC							
D042E	_	_	2.5	2.9	mA	4.5	Fosc = 20 MHz							
D013E		_	2.75	3.5	mA	5.0	HS Oscillator Mode							

Note 1: The "Δ" current is the additional current consumed when this peripheral is enabled. This current should be added to the base IDD or IPD measurement. Max values should be used when calculating total current consumption.

17.4 DC Characteristics: PIC16F627A/628A/648A (Industrial, Extended) PIC16LF627A/628A/648A (Industrial)

DC CHA	RACTERI	STICS	Standard Operating Conditions (unless otherwise stated) Operating temperature $-40^{\circ}\text{C} \le \text{TA} \le +85^{\circ}\text{C}$ for industrial and $-40^{\circ}\text{C} \le \text{TA} \le +125^{\circ}\text{C}$ for extended Operating voltage VDD range as described in DC specification Table 17-2 and Table 17-3					
Param. No.	Sym	Characteristic/Device	Min	Conditions				
	VIL	Input Low Voltage						
D030		I/O ports with TTL buffer	Vss Vss	_	0.8 0.15 VDD	V	VDD = 4.5V to 5.5V otherwise	
D031 D032		with Schmitt Trigger input ⁽⁴⁾ MCLR, RA4/T0CKI,OSC1 (in RC mode)	Vss Vss	_ _	0.2 VDD 0.2 VDD	V V	(Note1)	
D033		OSC1 (in HS) OSC1 (in LP and XT)	Vss Vss	_ _	0.3 VDD 0.6	V V		
	VIH	Input High Voltage	I	1	1	ı		
D040		I/O ports with TTL buffer	2.0V .25 VDD + 0.8V	_	VDD VDD	V	VDD = 4.5V to 5.5V otherwise	
D041 D042 D043		with Schmitt Trigger input ⁽⁴⁾ MCLR RA4/T0CKI OSC1 (XT and LP)	0.8 VDD 0.8 VDD 1.3	_ _	VDD VDD VDD	V V V		
D043A D043B		OSC1 (in RC mode) OSC1 (in HS mode)	0.9 VDD 0.7 VDD	_	VDD VDD	V V	(Note1)	
D070	IPURB	PORTB weak pull-up current	50	200	400	μА	VDD = 5.0V, VPIN = VSS	
	lı∟	Input Leakage Current ^{(2), (3)}						
D060 D061 D063		I/O ports (Except PORTA) PORTA ⁽⁴⁾ RA4/T0CKI OSC1, MCLR	_ _ _ _	_ _ _	±1.0 ±0.5 ±1.0 ±5.0	μΑ μΑ μΑ μΑ	$\label{eq:VSS} \le VPIN \le VDD, pin at high-impedance $$VSS \le VPIN \le VDD, pin at high-impedance $$VSS \le VPIN \le VDD $$VSS \le VPIN \le VDD, XT, HS and LP $$oscillator configuration $$$	
	Vol	Output Low Voltage						
D080		I/O ports ⁽⁴⁾		_	0.6 0.6	V V	IOL = 8.5 mA, VDD = 4.5 V, -40° to +85°C IOL = 7.0 mA, VDD = 4.5 V, +85° to +125°C	
	Voн	Output High Voltage ⁽³⁾						
D090		I/O ports (Except RA4 ⁽⁴⁾)	VDD - 0.7 VDD - 0.7			V V	IOH = -3.0 mA, VDD = 4.5 V, -40° to +85°C IOH = -2.5 mA, VDD = 4.5 V, +85° to +125°C	
D150	Vod	Open-Drain High Voltage	_	_	8.5*	V	RA4 pin PIC16F627A/628A/648A, PIC16LF627A/628A/648A	
		Capacitive Loading Specs on C	Output Pins					
D100*	COSC2	OSC2 pin	_	_	15	pF	In XT, HS and LP modes when external clock used to drive OSC1.	
D101*	Cio	All I/O pins/OSC2 (in RC mode)	_	_	50	pF		

^{*} These parameters are characterized but not tested.

[†] Data in "Typ" column is at 5.0V, 25°C unless otherwise stated. These parameters are for design guidance only and are not tested.

Note 1: In RC oscillator configuration, the OSC1 pin is a Schmitt Trigger input. It is not recommended that the PIC16F627A/628A/648A be driven with external clock in RC mode.

^{2:} The leakage current on the MCLR pin is strongly dependent on applied voltage level. The specified levels represent normal operating conditions. Higher leakage current may be measured at different input voltages.

^{3:} Negative current is defined as coming out of the pin.

^{4:} Includes OSC1 and OSC2 when configured as I/O pins, CLKIN or CLKOUT.

TABLE 17-1: DC Characteristics: PIC16F627A/628A/648A (Industrial, Extended) PIC16LF627A/628A/648A (Industrial)

DC CHARA	Standard Operating Conditions (unless otherwise stated) Operating temperature $-40^{\circ}\text{C} \leq \text{TA} \leq +85^{\circ}\text{C}$ for industrial and $-40^{\circ}\text{C} \leq \text{TA} \leq +125^{\circ}\text{C}$ for extended Operating voltage VDD range as described in DC specification Table 17-2 and Table 17-3						
Parameter No.	Sym	Characteristic	Min	Тур†	Max	Units	Conditions
		Data EEPROM Memory					
D120 D120A D121	ED ED VDRW	Endurance Endurance VDD for read/write	100К 10К VміN	1M 100K —	— 5.5	E/W E/W V	-40°C ≤ TA ≤ 85°C 85°C ≤ TA ≤ 125°C VMIN = Minimum operating voltage
D122 D123	TDEW TRETD	Erase/Write cycle time Characteristic Retention	— 40	<u>4</u>	8* —	ms Year	Provided no other specifications are violated
D124	TREF	Number of Total Erase/Write Cycles before Refresh ⁽¹⁾	1M	10M	_	E/W	-40°C to +85°C
		Program Flash Memory					
D130 D130A D131	EP EP VPR	Endurance Endurance VDD for read	10K 1000 VMIN	100K 10K —	— — 5.5	E/W E/W V	$-40^{\circ}\text{C} \le \text{TA} \le 85^{\circ}\text{C}$ $85^{\circ}\text{C} \le \text{TA} \le 125^{\circ}\text{C}$ VMIN = Minimum operating voltage
D132 D132A	VIE VPEW	VDD for Block erase VDD for write	4.5 VMIN	_	5.5 5.5	V	VMIN = Minimum operating voltage
D133 D133A	TIE TPEW	Block Erase cycle time Write cycle time	_	4 2	8* 4*	ms ms	VDD > 4.5V
D134	TRETP	Characteristic Retention	40	_	<u> </u>	year	Provided no other specifications are violated

^{*} These parameters are characterized but not tested.

[†] Data in "Typ" column is at 5.0V, 25°C unless otherwise stated. These parameters are for design guidance only and are not tested.

Note 1: Refer to Section 13.7 "Using the Data EEPROM" for a more detailed discussion on data EEPROM endurance.

TABLE 17-2: COMPARATOR SPECIFICATIONS

	Operating Conditions: 2.0V $<$ VDD $<$ 5.5V, -40°C $<$ TA $<$ +125°C, unless otherwise stated.									
Param No.	Characteristics	Sym	Min	Тур	Max	Units	Comments			
D300	Input Offset Voltage	VIOFF	_	±5.0	±10	mV				
D301	Input Common Mode Voltage	VICM	0	_	VDD - 1.5*	V				
D302	Common Mode Rejection Ratio	CMRR	55*	_	_	db				
D303	Response Time ⁽¹⁾	TRESP	_	300	400*	ns	VDD = 3.0V to 5.5V -40° to +85°C			
			_	400	600*	ns	VDD = 3.0V to 5.5V -85° to +125°C			
			_	400	600*	ns	VDD = 2.0V to 3.0V -40° to +85°C			
D304	Comparator Mode Change to Output Valid	TMC2OV	_	300	10*	μS				

^{*} These parameters are characterized but not tested.

Note 1: Response time measured with one comparator input at (VDD – 1.5)/2, while the other input transitions from Vss to VDD.

TABLE 17-3: VOLTAGE REFERENCE SPECIFICATIONS

	Operating Conditions: 2.0V < VDD < 5.5V, -40°C < TA < +125°C, unless otherwise stated.										
Spec No.	Characteristics	Sym	Min	Тур	Max	Units	Comments				
D310	Resolution	VRES	_		VDD/24 VDD/32	LSb LSb	Low Range (VRR = 1) High Range (VRR = 0)				
D311	Absolute Accuracy	VRAA	_		1/4 ⁽²⁾ * 1/2 ⁽²⁾ *	LSb LSb	Low Range (VRR = 1) High Range (VRR = 0)				
D312	Unit Resistor Value (R)	Vrur	_	2k*	_	Ω					
D313	Settling Time ⁽¹⁾	TSET	_	_	10*	μS					

^{*} These parameters are characterized but not tested.

- Note 1: Settling time measured while VRR = 1 and VR<3:0> transitions from '0000' to '1111'.
 - 2: When VDD is between 2.0V and 3.0V, the VREF output voltage levels on RA2 described by the equation:[VDD/2 ± (3 VDD)/2] may cause the Absolute Accuracy (VRAA) of the VREF output signal on RA2 to be greater than the stated max.

Timing Parameter Symbology 17.5

The timing parameter symbols have been created with one of the following formats:

- 1. TppS2ppS
- 2. TppS


T				
F	Frequency	Т	Time	
Lowerca	use subscripts (nn) and their meanings:			

рр			
ck	CLKOUT	osc	OSC1
io	I/O port	tO	T0CKI
mc	MCLR		

Uppercase letters and their meanings:

S			
F	Fall	Р	Period
Н	High	R	Rise
I	Invalid (High-impedance)	V	Valid
L	Low	Z	High-Impedance

FIGURE 17-3: LOAD CONDITIONS



17.6 Timing Diagrams and Specifications

FIGURE 17-4: EXTERNAL CLOCK TIMING




TABLE 17-4: EXTERNAL CLOCK TIMING REQUIREMENTS

Parameter No.	Sym	Characteristic	Min	Тур†	Max	Units	Conditions
	Fosc	External CLKIN Frequency ⁽¹⁾	DC		4	MHz	XT and RC Osc mode, VDD = 5.0 V
			DC	_	20	MHz	HS, EC Osc mode
			DC	_	200	kHz	LP Osc mode
		Oscillator Frequency ⁽¹⁾	_	_	4	MHz	RC Osc mode, VDD = 5.0V
			0.1	_	4	MHz	XT Osc mode
			1 —	_	20 200	MHz kHz	HS Osc mode LP Osc mode
			_	4	_	MHz	INTOSC mode (fast)
			_	48	_	kHz	INTOSC mode (slow)
1	Tosc	External CLKIN Period ⁽¹⁾	250	_	_	ns	XT and RC Osc mode
			50	_	_	ns	HS, EC Osc mode
			5	_	_	μs	LP Osc mode
		Oscillator Period ⁽¹⁾	250	_	_	ns	RC Osc mode
			250	_	10,000	ns	XT Osc mode
			50	_	1,000	ns	HS Osc mode
			5	_	_	μs	LP Osc mode
			_	250	_	ns	INTOSC mode (fast)
			_	21	_	μs	INTOSC mode (slow)
2	Tcy	Instruction Cycle Time	200	Tcy	DC	ns	Tcy = 4/Fosc
3	TosL, TosH	External CLKIN (OSC1) High External CLKIN Low	100*	_		ns	XT oscillator, Tosc L/H duty cycle
4	RC	External Biased RC Frequency	10 kHz*	_	4 MHz	_	VDD = 5.0V

^{*} These parameters are characterized but not tested.

Note 1: Instruction cycle period (TcY) equals four times the input oscillator time-based period. All specified values are based on characterization data for that particular oscillator type under standard operating conditions with the device executing code. Exceeding these specified limits may result in an unstable oscillator operation and/or higher than expected current consumption. All devices are tested to operate at "Min" values with an external clock applied to the OSC1 pin. When an external clock input is used, the "Max" cycle time limit is "DC" (no clock) for all devices.


[†] Data in "Typ" column is at 5.0V, 25°C unless otherwise stated. These parameters are for design guidance only and are not tested.

TABLE 17-5: PRECISION INTERNAL OSCILLATOR PARAMETERS

Parameter No.	Sym	Characteristic	Min	Тур	Max	Units	Conditions
F10	Fiosc	Oscillator Center frequency		4		MHz	
F13	Δlosc	Oscillator Accuracy	3.96	4	4.04	MHz	VDD = 3.5 V, 25°C
		·	3.92	4	4.08	MHz	$2.0V \le VDD \le 5.5V$ $0^{\circ}C \le TA \le +85^{\circ}C$
			3.80	4	4.20	MHz	$2.0V \le VDD \le 5.5V$ -40°C \le TA \le +85°C (IND) -40°C \le TA \le +125°C (EXT)
F14 [*]	Tioscst	Oscillator Wake-up from Sleep	_	6	8	μs	$VDD = 2.0V, -40^{\circ}C \text{ to } +85^{\circ}C$
		start-up time	_	4	6	μs	$VDD = 3.0V, -40^{\circ}C \text{ to } +85^{\circ}C$
			_	3	5	μs	$VDD = 5.0V, -40^{\circ}C \text{ to } +85^{\circ}C$

Legend: TBD = To Be Determined.

FIGURE 17-5: CLKOUT AND I/O TIMING




^{*} Characterized but not tested.

TABLE 17-6: CLKOUT AND I/O TIMING REQUIREMENTS

Parameter No.	Sym	Characteristic		Min	Тур†	Max	Units
10	TosH2cĸL	OSC1 [↑] to CLKOUT↓	PIC16F62XA	_	75	200*	ns
10A			PIC16LF62XA	_	_	400*	ns
11	TosH2ckH	OSC1↑ to CLKOUT↑	PIC16F62XA	_	75	200*	ns
11A			PIC16LF62XA	_	_	400*	ns
12	TckR	CLKOUT rise time	PIC16F62XA	_	35	100*	ns
12A			PIC16LF62XA	_	_	200*	ns
13	TCKF	CLKOUT fall time	PIC16F62XA	_	35	100*	ns
13A			PIC16LF62XA	_	_	200*	ns
14	TckL2ioV	CLKOUT ↓ to Port out valid		_	_	20*	ns
15	TioV2ckH	Port in valid before CLKOUT ↑	PIC16F62XA	Tosc+200 ns*	_	_	ns
			PIC16LF62XA	Tosc+400 ns*	_	_	ns
16	TckH2ioI	Port in hold after CLKOUT ↑		0	_	_	ns
17	TosH2ioV	OSC1↑ (Q1 cycle) to	PIC16F62XA	_	50	150*	ns
		Port out valid	PIC16LF62XA	_	_	300*	ns
18	TosH2iol	OSC1↑ (Q2 cycle) to Port input invalid (I/O in hold time)		100* 200*	_	_	ns

^{*} These parameters are characterized but not tested.

FIGURE 17-6: RESET, WATCHDOG TIMER, OSCILLATOR START-UP TIMER AND POWER-UP TIMER TIMING



[†] Data in "Typ" column is at 5.0V, 25°C unless otherwise stated. These parameters are for design guidance only and are not tested.

FIGURE 17-7: BROWN-OUT RESET TIMING




TABLE 17-7: RESET, WATCHDOG TIMER, OSCILLATOR START-UP TIMER AND POWER-UP TIMER REQUIREMENTS

Parameter No.	Sym	Characteristic	Min	Тур†	Max	Units	Conditions
30	TMCL	MCLR Pulse Width (low)	2000	_	_	ns	VDD = 5V, -40°C to +85°C
31	TWDT	Watchdog Timer Time out Period (No Prescaler)	7*	18	33*	ms	VDD = 5V, -40°C to +85°C
32	Tost	Oscillation Start-up Timer Period	_	1024 Tosc	_	_	Tosc = OSC1 period
33	TPWRT	Power-up Timer Period	28*	72	132*	ms	$VDD = 5V, -40^{\circ}C \text{ to } +85^{\circ}C$
34	Tıoz	I/O High-impedance from MCLR Low or Watchdog Timer Reset	_	_	2.0*	μs	
35	TBOR	Brown-out Reset pulse width	100*		_	μs	VDD ≤ VBOR (D005)

Legend: TBD = To Be Determined.

- * These parameters are characterized but not tested.
- † Data in "Typ" column is at 5.0V, 25°C unless otherwise stated. These parameters are for design guidance only and are not tested.

FIGURE 17-8: TIMERO AND TIMER1 EXTERNAL CLOCK TIMINGS




TABLE 17-8: TIMERO AND TIMER1 EXTERNAL CLOCK REQUIREMENTS

Param No.	Sym		Characterist	ic		Min	Тур†	Max	Units	Conditions
40	Тт0Н	T0CKI High	Pulse Width	No Prescaler	0.5T	CY + 20*	_	_	ns	
		Į		With Prescaler		10*	_	_	ns	
41	TT0L	T0CKI Low F	Pulse Width	No Prescaler	0.5T	CY + 20*	_	_	ns	
				With Prescaler		10*	_	_	ns	
42	TT0P	T0CKI Period			20 or	Greater of: TCY + 40* N	_	_	ns	N = prescale value (2, 4, , 256)
45	T⊤1H		Synchronous,	No Prescaler	0.5T	CY + 20*	_	_	ns	
		Time	Synchronous,			15*	_	_	ns	
			with Prescaler	PIC16LF62XA		25*	_	_	ns	
			Asynchronous	PIC16F62XA		30*	_	_	ns	
				PIC16LF62XA		50*	_	_	ns	
46	TT1L	T1L T1CKI Low Time	Synchronous,		0.5T	CY + 20*	_	_	ns	
			Synchronous,	PIC16F62XA		15*	_	_	ns	
				PIC16LF62XA		25*	_	_	ns	
			Asynchronous	PIC16F62XA		30*	_	_	ns	
				PIC16LF62XA		50*	_	_	ns	
47	T⊤1P	IP T1CKI input period		PIC16F62XA		Greater of: Tcy + 40* N	_	_	ns	N = prescale value (1, 2, 4, 8)
				PIC16LF62XA		Greater of: Tcy + 40* N	_	_	_	
			Asynchronous	PIC16F62XA		60*	_	_	ns	
				PIC16LF62XA	,	100*	_	_	ns	
	FT1		Timer1 oscillator input frequency range (oscillator enabled by setting bit T1OSCEN)			_	32.7 ⁽¹⁾	_	kHz	
48	TCKEZTMR1	Delay from e increment	external clock e	dge to timer	2	?Tosc		7Tosc	_	

^{*} These parameters are characterized but not tested.

Note 1: This oscillator is intended to work only with 32.768 kHz watch crystals and their manufactured tolerances. Higher value crystal frequencies may not be compatible with this crystal driver.

[†] Data in "Typ" column is at 5V, 25°C unless otherwise stated. These parameters are for design guidance only and are not tested.

FIGURE 17-9: CAPTURE/COMPARE/PWM TIMINGS




TABLE 17-9: CAPTURE/COMPARE/PWM REQUIREMENTS

Param No.	Sym		:	Min	Тур†	Max	Units	Conditions	
50		CCP input low time	No Prescaler		0.5Tcy + 20*	_	_	ns	
				PIC16F62XA	10*	_	_	ns	
			With Prescaler	PIC16LF62XA	20*	_	_	ns	
51	TccH	CCP input high time	No Prescaler		0.5Tcy + 20*	_	_	ns	
				PIC16F62XA	10*	_	_	ns	
			With Prescaler	PIC16LF62XA	20*	_	_	ns	
52	TccP	CCP input period			3Tcy + 40* N	_	_	ns	N = prescale value (1,4 or 16)
53	TccR	CCP output rise	time	PIC16F62XA		10	25*	ns	
				PIC16LF62XA		25	45*	ns	
54	TccF	CCP output fall t	time	PIC16F62XA		10	25*	ns	
				PIC16LF62XA		25	45*	ns	

^{*} These parameters are characterized but not tested.

[†] Data in "Typ" column is at 5V, 25°C unless otherwise stated. These parameters are for design guidance only and are not tested.

NOTES:

18.0 DC AND AC CHARACTERISTICS GRAPHS AND TABLES

The graphs and tables provided in this section are for **design guidance** and are **not tested**.

In some graphs or tables, the data presented are **outside specified operating range** (i.e., outside specified VDD range). This is for **information only** and devices are ensured to operate properly only within the specified range.

The data presented in this section is a **statistical summary** of data collected on units from different lots over a period of time and matrix samples. 'Typical' represents the mean of the distribution at 25°C. 'Max' or 'Min' represents (mean + 3σ) or (mean - 3σ) respectively, where σ is standard deviation, over the whole temperature range.

FIGURE 18-1: TYPICAL BASELINE IPD vs. VDD (-40°C TO 25°C)




FIGURE 18-2: TYPICAL BASELINE IPD vs. VDD (85°C)




FIGURE 18-3: TYPICAL BASELINE CURRENT IPD vs. VDD (125°C)




FIGURE 18-4: TYPICAL BOR IPD vs. VDD




FIGURE 18-5: TYPICAL SINGLE COMPARATOR IPD vs. VDD




FIGURE 18-6: TYPICAL VREF IPD vs. VDD





FIGURE 18-7: TYPICAL WDT IPD vs. VDD



AVERAGE IPD_TIMER1 **FIGURE 18-8:** 4 3 0C IPD (uA) 25C **─**85C ***** 125 0 2 2.5 3.5 4.5 5.5 V_{DD} (V)

FIGURE 18-9: TYPICAL INTERNAL OSCILLATOR FREQUENCY vs. TEMPERATURE VDD = 5 VOLTS




FIGURE 18-10: TYPICAL INTERNAL OSCILLATOR FREQUENCY vs. TEMPERATURE VDD = 3 VOLTS




FIGURE 18-11: TYPICAL INTERNAL OSCILLATOR FREQUENCY vs. TEMPERATURE VDD = 2 VOLTS




FIGURE 18-12: TYPICAL INTERNAL OSCILLATOR DEVIATION vs. VDD AT 25°C – 4 MHz MODE




FIGURE 18-13: TYPICAL INTERNAL OSCILLATOR FREQUENCY vs. VDD TEMPERATURE = -40°C TO 85°C




FIGURE 18-14: INTERNAL OSCILLATOR IDD vs. VDD - 4 MHz MODE




FIGURE 18-15: TYPICAL INTERNAL OSCILLATOR FREQUENCY vs. VDD AT 25°C – SLOW MODE




FIGURE 18-16: INTERNAL OSCILLATOR IDD vs. VDD - SLOW MODE




FIGURE 18-17: SUPPLY CURRENT (IDD vs. VDD, Fosc = 1 MHz (XT OSCILLATOR MODE)




FIGURE 18-18: SUPPLY CURRENT (IDD vs. VDD, Fosc = 4 MHz (XT OSCILLATOR MODE)






FIGURE 18-19: SUPPLY CURRENT (IDD) vs. VDD, FOSC = 20 MHz (HS OSCILLATOR MODE)






NOTES:

19.0 PACKAGING INFORMATION

19.1 Package Marking Information

18-Lead PDIP



18-Lead SOIC (.300")




20-Lead SSOP



28-Lead QFN



Example



Example



Example



Example




Legend: XX...X Customer-specific information
Year code (last digit of calendar year)
YY Year code (last 2 digits of calendar year)
WW Week code (week of January 1 is week '01')
NNN Alphanumeric traceability code

By-free JEDEC designator for Matte Tin (Sn)
This package is Pb-free. The Pb-free JEDEC designator (a)
can be found on the outer packaging for this package.

Note: In the event the full Microchip part number cannot be marked on one line, it will be carried over to the next line, thus limiting the number of available characters for customer-specific information.

18-Lead Plastic Dual In-Line (P) – 300 mil Body [PDIP]

Note: For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging



Notes:


- 1. Pin 1 visual index feature may vary, but must be located within the hatched area.
- 2. § Significant Characteristic.
- 3. Dimensions D and E1 do not include mold flash or protrusions. Mold flash or protrusions shall not exceed .010" per side.
- 4. Dimensioning and tolerancing per ASME Y14.5M.

BSC: Basic Dimension. Theoretically exact value shown without tolerances.

Microchip Technology Drawing C04-007B

18-Lead Plastic Small Outline (SO) - Wide, 7.50 mm Body [SOIC]

Note: For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging



	Units		MILLIMETERS	3	
	Dimension Limits	MIN	NOM	MAX	
Number of Pins	N		18		
Pitch	е		1.27 BSC		
Overall Height	A	_	_	2.65	
Molded Package Thickness	A2	2.05	-	ı	
Standoff §	A1	0.10	_	0.30	
Overall Width	E	10.30 BSC			
Molded Package Width	E1	7.50 BSC			
Overall Length	D	11.55 BSC			
Chamfer (optional)	h	0.25	_	0.75	
Foot Length	L	0.40	_	1.27	
Footprint	L1		1.40 REF		
Foot Angle	ф	0°	_	8°	
Lead Thickness	С	0.20	_	0.33	
Lead Width	b	0.31	_	0.51	
Mold Draft Angle Top	α	5°	_	15°	
Mold Draft Angle Bottom	β	5°	_	15°	


Notes:

- 1. Pin 1 visual index feature may vary, but must be located within the hatched area.
- 2. § Significant Characteristic.
- 3. Dimensions D and E1 do not include mold flash or protrusions. Mold flash or protrusions shall not exceed 0.15 mm per side.
- 4. Dimensioning and tolerancing per ASME Y14.5M.
 - BSC: Basic Dimension. Theoretically exact value shown without tolerances.
 - REF: Reference Dimension, usually without tolerance, for information purposes only.

Microchip Technology Drawing C04-051B

20-Lead Plastic Shrink Small Outline (SS) - 5.30 mm Body [SSOP]

Note: For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging



	Units		MILLIMETERS	3
Dimension	n Limits	MIN	NOM	MAX
Number of Pins	N		20	
Pitch	е		0.65 BSC	
Overall Height	Α	ı	_	2.00
Molded Package Thickness	A2	1.65	1.75	1.85
Standoff	A1	0.05	-	_
Overall Width	Е	7.40	7.80	8.20
Molded Package Width	E1	5.00	5.30	5.60
Overall Length	D	6.90	7.20	7.50
Foot Length	L	0.55	0.75	0.95
Footprint	L1		1.25 REF	
Lead Thickness	С	0.09	_	0.25
Foot Angle	ф	0°	4°	8°
Lead Width	b	0.22	_	0.38

Notes:

- 1. Pin 1 visual index feature may vary, but must be located within the hatched area.
- 2. Dimensions D and E1 do not include mold flash or protrusions. Mold flash or protrusions shall not exceed 0.20 mm per side.
- 3. Dimensioning and tolerancing per ASME Y14.5M.


BSC: Basic Dimension. Theoretically exact value shown without tolerances.

REF: Reference Dimension, usually without tolerance, for information purposes only.

Microchip Technology Drawing C04-072B

28-Lead Plastic Quad Flat, No Lead Package (ML) – 6x6 mm Body [QFN] with 0.55 mm Contact Length

Note: For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging



	Units		MILLIMETERS	3	
Dimensio	Dimension Limits		NOM	MAX	
Number of Pins	N		28		
Pitch	е		0.65 BSC		
Overall Height	Α	0.80	0.90	1.00	
Standoff	A1	0.00	0.02	0.05	
Contact Thickness	А3	0.20 REF			
Overall Width	Е	6.00 BSC			
Exposed Pad Width	E2	3.65	3.70	4.20	
Overall Length	D		6.00 BSC		
Exposed Pad Length	D2	3.65	3.70	4.20	
Contact Width	b	0.23	0.30	0.35	
Contact Length	L	0.50	0.55	0.70	
Contact-to-Exposed Pad	K	0.20	-	_	

Notes:

- 1. Pin 1 visual index feature may vary, but must be located within the hatched area.
- 2. Package is saw singulated.
- 3. Dimensioning and tolerancing per ASME Y14.5M.
 - BSC: Basic Dimension. Theoretically exact value shown without tolerances.
 - REF: Reference Dimension, usually without tolerance, for information purposes only.

Microchip Technology Drawing C04-105B

NOTES:

APPENDIX A: DATA SHEET REVISION HISTORY

Revision A

This is a new data sheet.

Revision B

Revised 28-Pin QFN Pin Diagram
Revised Figure 5-4 Block Diagram
Revised Register 7-1 TMR1ON
Revised Example 13-4 Data EEPROM Refresh Routine
Revised Instruction Set SUBWF, Example 1
Revised DC Characteristics 17-2 and 17-3
Revised Tables 17-4 and 17-6
Corrected Table and Figure numbering in Section 17.0

Revision C

General revisions throughout. Revisions to Section 14.0 – Special Features of the CPU. Section 18, modified graphs.

Revision D

Revise Example 13-2, Data EEPROM Write Revise Sections 17.2, Param No. D020 and 17.3, Param No. D020E Revise Section 18.0 graphs

Revision E

Section 19.0 Packaging Information: Replaced package drawings and added note.

Revision F (03/2007)

Replaced Package Drawings (Rev. AM); Replaced Development Support Section; Revised Product ID System.

APPENDIX B: DEVICE DIFFERENCES

The differences between the PIC16F627A/628A/648A devices listed in this data sheet are shown in Table B-1.

TABLE B-1: DEVICE DIFFERENCES

		Memory	
Device	Flash Program	RAM Data	EEPROM Data
PIC16F627A	1024 x 14	224 x 8	128 x 8
PIC16F628A	2048 x 14	224 x 8	128 x 8
PIC16F648A	4096 x 14	256 x 8	256 x 8

APPENDIX C: DEVICE MIGRATIONS

This section describes the functional and electrical specification differences when migrating between functionally similar devices. (such as from a PIC16F627 to a PIC16F627A).

C.1 PIC16F627/628 to a PIC16F627A/

- 1. ER mode is now RC mode.
- Code protection for the program memory has changed from code-protect sections of memory to code-protect of the whole memory. The configuration bits CP0 and CP1 in the PIC16F627/628 do not exist in the PIC16F627A/ 628A. They have been replaced with one configuration bit<13> CP.
- "Brown-out Detect (BOD)" terminology has changed to "Brown-out Reset (BOR)" to better represent the function of the Brown-out circuitry.
- Enabling Brown-out Reset (BOR) does not automatically enable the Power-up Timer (PWRT) the way it did in the PIC16F627/628.
- 5. INTRC is now called INTOSC.
- Timer1 Oscillator is now designed for 32.768 kHz operation. In the PIC16F627/628, the Timer1 oscillator was designed to run up to 200 kHz.
- The Dual-Speed Oscillator mode only works in the INTOSC oscillator mode. In the PIC16F627/ 628, the Dual-Speed Oscillator mode worked in both the INTRC and ER oscillator modes.

APPENDIX D: MIGRATING FROM OTHER PIC® DEVICES

This discusses some of the issues in migrating from other PIC MCU devices to the PIC16F627A/628A/648A family of devices.

D.1 PIC16C62X/CE62X to PIC16F627A/ 628A/648A Migration

See Microchip web site for availability (www.microchip.com).

D.2 PIC16C622A to PIC16F627A/628A/ 648A Migration

See Microchip web site for availability (www.microchip.com).

Note: This device has been designed to perform to the parameters of its data sheet. It has been tested to an electrical specification designed to determine its conformance with these parameters. Due to process differences in the manufacture of this device, this device may have different performance characteristics than its earlier version. These differences may cause this device to perform differently in your application than the earlier version of this device.

THE MICROCHIP WEB SITE

Microchip provides online support via our WWW site at www.microchip.com. This web site is used as a means to make files and information easily available to customers. Accessible by using your favorite Internet browser, the web site contains the following information:

- Product Support Data sheets and errata, application notes and sample programs, design resources, user's guides and hardware support documents, latest software releases and archived software
- General Technical Support Frequently Asked Questions (FAQ), technical support requests, online discussion groups, Microchip consultant program member listing
- Business of Microchip Product selector and ordering guides, latest Microchip press releases, listing of seminars and events, listings of Microchip sales offices, distributors and factory representatives

CUSTOMER CHANGE NOTIFICATION SERVICE

Microchip's customer notification service helps keep customers current on Microchip products. Subscribers will receive e-mail notification whenever there are changes, updates, revisions or errata related to a specified product family or development tool of interest.

To register, access the Microchip web site at www.microchip.com, click on Customer Change Notification and follow the registration instructions.

CUSTOMER SUPPORT

Users of Microchip products can receive assistance through several channels:

- · Distributor or Representative
- · Local Sales Office
- Field Application Engineer (FAE)
- · Technical Support
- Development Systems Information Line

Customers should contact their distributor, representative or field application engineer (FAE) for support. Local sales offices are also available to help customers. A listing of sales offices and locations is included in the back of this document.

Technical support is available through the web site at: http://support.microchip.com

READER RESPONSE

It is our intention to provide you with the best documentation possible to ensure successful use of your Microchip product. If you wish to provide your comments on organization, clarity, subject matter, and ways in which our documentation can better serve you, please FAX your comments to the Technical Publications Manager at (480) 792-4150.

Please list the following information, and use this outline to provide us with your comments about this document.

10:	Technical Publications Manager	Total Pages Sent
RE:	Reader Response	
Fror	m: Name	
	Company	
	Telephone: ()	FAX: ()
	lication (optional):	
Wou	ıld you like a reply?YN	
Dev	ice: PIC16F627A/628A/648A	Literature Number: DS40044F
Que	estions:	
1.	What are the best features of this do	ocument?
2.	How does this document meet your	hardware and software development needs?
3.	Do you find the organization of this	document easy to follow? If not, why?
4.	What additions to the document do	you think would enhance the structure and subject?
5.	What deletions from the document of	could be made without affecting the overall usefulness?
6.	Is there any incorrect or misleading	information (what and where)?
7.	How would you improve this docum	ent?

INDEX	CCP2CON Register	
Λ	CCP2M<3:2> Bits	
A	CCP2X:CCP2Y Bits	
A/D	Clocking Scheme/Instruction Cycle	
Special Event Trigger (CCP)57	CLRF Instruction	
Absolute Maximum Ratings133	CLRW Instruction	
ADDLW Instruction117	CLRWDT Instruction	
ADDWF Instruction117	CMCON Register	61
ANDLW Instruction117	Code Examples	
ANDWF Instruction117	Data EEPROM Refresh Routine	
Architectural Overview9	Code Protection	
Assembler	COMF Instruction	120
MPASM Assembler130	Comparator	
В	Block Diagrams	
	I/O Operating Modes	
Baud Rate Error73	Modified Comparator Output	
Baud Rate Formula73	Comparator Module	
BCF Instruction	Configuration	
Block Diagrams	Interrupts	
Comparator	Operation	
I/O Operating Modes62	Reference	
Modified Comparator Output64	Compare (CCP Module)	
I/O Ports	Block Diagram	
RB0/INT Pin	CCP Pin Configuration	
RB1/RX/DT Pin	CCPR1H:CCPR1L Registers	
RB2/TX/CK Pin	Software Interrupt	
RB3/CCP1 Pin	Special Event Trigger	
RB4/PGM Pin39	Timer1 Mode Selection	
RB5 Pin40	CONFIG Register	
RB6/T1OSO/T1CKI Pin41	Configuration Bits	
RB7/T1OSI Pin	Crystal Operation	
RC Oscillator Mode	Customer Change Notification Service	
USART Receive	Customer Notification Service	
USART Transmit78	Customer Support	169
BRGH bit	D	
Brown-Out Reset (BOR)101	D	0.0
Brown-Out Reset (BOR) 101 BSF Instruction 118	Data EEPROM Memory	
Brown-Out Reset (BOR) 101 BSF Instruction 118 BTFSC Instruction 118	Data EEPROM MemoryEECON1 Register	89
Brown-Out Reset (BOR) 101 BSF Instruction 118	Data EEPROM Memory EECON1 Register EECON2 Register	89 89
Brown-Out Reset (BOR) 101 BSF Instruction 118 BTFSC Instruction 118 BTFSS Instruction 119	Data EEPROM Memory EECON1 Register EECON2 Register Operation During Code Protection	89 89
Brown-Out Reset (BOR) 101 BSF Instruction 118 BTFSC Instruction 118 BTFSS Instruction 119 C	Data EEPROM Memory EECON1 Register EECON2 Register Operation During Code Protection Reading	89
Brown-Out Reset (BOR) 101 BSF Instruction 118 BTFSC Instruction 118 BTFSS Instruction 119 C C Compilers	Data EEPROM Memory	
Brown-Out Reset (BOR) 101 BSF Instruction 118 BTFSC Instruction 118 BTFSS Instruction 119 C C Compilers MPLAB C18 130	Data EEPROM Memory	
Brown-Out Reset (BOR) 101 BSF Instruction 118 BTFSC Instruction 118 BTFSS Instruction 119 C C Compilers MPLAB C18 130 MPLAB C30 130	Data EEPROM Memory	
Brown-Out Reset (BOR) 101 BSF Instruction 118 BTFSC Instruction 118 BTFSS Instruction 119 C C C Compilers MPLAB C18 130 MPLAB C30 130 CALL Instruction 119	Data EEPROM Memory	
Brown-Out Reset (BOR) 101 BSF Instruction 118 BTFSC Instruction 118 BTFSS Instruction 119 C C Compilers 130 MPLAB C18 130 MPLAB C30 130 CALL Instruction 119 Capture (CCP Module) 56	Data EEPROM Memory	
Brown-Out Reset (BOR) 101 BSF Instruction 118 BTFSC Instruction 118 BTFSS Instruction 119 C C C Compilers 130 MPLAB C18 130 MPLAB C30 130 CALL Instruction 119 Capture (CCP Module) 56 Block Diagram 56	Data EEPROM Memory	89 89 93 91 91 91 91 91 91 91 91 91 91 91 15
Brown-Out Reset (BOR) 101 BSF Instruction 118 BTFSC Instruction 118 BTFSS Instruction 119 C Compilers MPLAB C18 130 MPLAB C30 130 CALL Instruction 119 Capture (CCP Module) 56 Block Diagram 56 CCP Pin Configuration 56	Data EEPROM Memory	
Brown-Out Reset (BOR) 101 BSF Instruction 118 BTFSC Instruction 118 BTFSS Instruction 119 C Compilers MPLAB C18 130 MPLAB C30 130 CALL Instruction 119 Capture (CCP Module) 56 Block Diagram 56 CCP Pin Configuration 56 CCPR1H:CCPR1L Registers 56	Data EEPROM Memory	89 89 91 91 91 91 91 15 120
Brown-Out Reset (BOR) 101 BSF Instruction 118 BTFSC Instruction 118 BTFSS Instruction 119 C C C Compilers 130 MPLAB C18 130 MPLAB C30 130 CALL Instruction 119 Capture (CCP Module) 56 Block Diagram 56 CCP Pin Configuration 56 CCPR1H:CCPR1L Registers 56 Changing Between Capture Prescalers 56	Data EEPROM Memory	89 89 91 91 91 91 91 15 120 129
Brown-Out Reset (BOR) 101 BSF Instruction 118 BTFSC Instruction 118 BTFSS Instruction 119 C Compilers MPLAB C18 130 MPLAB C30 130 CALL Instruction 119 Capture (CCP Module) 56 Block Diagram 56 CCP Pin Configuration 56 CCPR1H:CCPR1L Registers 56 Changing Between Capture Prescalers 56 Prescaler 56	Data EEPROM Memory	89 89 91 91 91 92 91 15 120 129 167
Brown-Out Reset (BOR) 101 BSF Instruction 118 BTFSC Instruction 118 BTFSS Instruction 119 C C C Compilers 130 MPLAB C18 130 MPLAB C30 130 CALL Instruction 119 Capture (CCP Module) 56 Block Diagram 56 CCP Pin Configuration 56 CCPR1H:CCPR1L Registers 56 Changing Between Capture Prescalers 56 Prescaler 56 Software Interrupt 56	Data EEPROM Memory	89 89 91 91 91 92 91 15 120 129 167
Brown-Out Reset (BOR) 101 BSF Instruction 118 BTFSC Instruction 118 BTFSS Instruction 119 C C C Compilers 130 MPLAB C18 130 MPLAB C30 130 CALL Instruction 119 Capture (CCP Module) 56 Block Diagram 56 CCP Pin Configuration 56 CCPR1H:CCPR1L Registers 56 Changing Between Capture Prescalers 56 Prescaler 56 Software Interrupt 56 Timer1 Mode Selection 56	Data EEPROM Memory	89 89 91 91 91 92 91 15 120 129 167
Brown-Out Reset (BOR) 101 BSF Instruction 118 BTFSC Instruction 118 BTFSS Instruction 119 C C C Compilers 130 MPLAB C18 130 MPLAB C30 130 CALL Instruction 119 Capture (CCP Module) 56 Block Diagram 56 CCP Pin Configuration 56 CCPR1H:CCPR1L Registers 56 Changing Between Capture Prescalers 56 Prescaler 56 Software Interrupt 56 Timer1 Mode Selection 56 Capture/Compare/PWM (CCP) 55	Data EEPROM Memory	89 89 91 91 91 92 91 15 120 121 168
Brown-Out Reset (BOR) 101 BSF Instruction 118 BTFSC Instruction 118 BTFSS Instruction 119 C C C Compilers 130 MPLAB C18 130 MPLAB C30 130 CALL Instruction 119 Capture (CCP Module) 56 Block Diagram 56 CCP Pin Configuration 56 CCPR1H:CCPR1L Registers 56 Changing Between Capture Prescalers 56 Prescaler 56 Software Interrupt 56 Timer1 Mode Selection 56 Capture/Compare/PWM (CCP) 55 Capture Mode. See Capture	Data EEPROM Memory	89 89 93 91 91 91 92 15 120 121 168
Brown-Out Reset (BOR) 101 BSF Instruction 118 BTFSC Instruction 118 BTFSS Instruction 119 C C C Compilers MPLAB C18 130 MPLAB C30 130 CALL Instruction 119 Capture (CCP Module) 56 Block Diagram 56 CCP Pin Configuration 56 CCPR1H:CCPR1L Registers 56 Changing Between Capture Prescalers 56 Prescaler 56 Software Interrupt 56 Timer1 Mode Selection 56 Capture/Compare/PWM (CCP) 55 Capture Mode. See Capture CCP1 55	Data EEPROM Memory	89 89 91 91 91 91 15 120 121 168 99
Brown-Out Reset (BOR) 101 BSF Instruction 118 BTFSC Instruction 118 BTFSS Instruction 119 C C C Compilers 130 MPLAB C18 130 MPLAB C30 130 CALL Instruction 119 Capture (CCP Module) 56 Block Diagram 56 CCP Pin Configuration 56 CCPR1H:CCPR1L Registers 56 Changing Between Capture Prescalers 56 Prescaler 56 Software Interrupt 56 Timer1 Mode Selection 56 Capture/Compare/PWM (CCP) 55 Capture Mode. See Capture 55 CCP1 55 CCPR1H Register 55	Data EEPROM Memory	89 89 89 91 91 91 91 15 120 121 168 99 90
Brown-Out Reset (BOR) 101 BSF Instruction 118 BTFSC Instruction 118 BTFSS Instruction 119 C C C Compilers MPLAB C18 130 MPLAB C30 130 CALL Instruction 119 Capture (CCP Module) 56 Block Diagram 56 CCP Pin Configuration 56 CCPR1H:CCPR1L Registers 56 Changing Between Capture Prescalers 56 Prescaler 56 Software Interrupt 56 Timer1 Mode Selection 56 Capture/Compare/PWM (CCP) 55 Capture Mode. See Capture 55 CCP1 55 CCPR1L Register 55	Data EEPROM Memory	89 89 93 91 91 91 92 15 120 121 168 99 90 90 90
Brown-Out Reset (BOR) 101 BSF Instruction 118 BTFSC Instruction 118 BTFSS Instruction 119 C C C Compilers 130 MPLAB C18 130 MPLAB C30 130 CALL Instruction 119 Capture (CCP Module) 56 Block Diagram 56 CCP Pin Configuration 56 CCPR1H:CCPR1L Registers 56 Changing Between Capture Prescalers 56 Prescaler 56 Software Interrupt 56 Timer1 Mode Selection 56 Capture/Compare/PWM (CCP) 55 Capture Mode. See Capture CCP1 55 CCP1 55 CCPR1L Register 55 CCP2 55	Data EEPROM Memory	89 89 93 91 91 91 92 15 120 121 168 99 90 90 90
Brown-Out Reset (BOR) 101 BSF Instruction 118 BTFSC Instruction 118 BTFSS Instruction 119 C C C Compilers MPLAB C18 130 MPLAB C30 130 CALL Instruction 119 Capture (CCP Module) 56 Block Diagram 56 CCP Pin Configuration 56 CCPR1H:CCPR1L Registers 56 Changing Between Capture Prescalers 56 Prescaler 56 Software Interrupt 56 Timer1 Mode Selection 56 Capture/Compare/PWM (CCP) 55 Capture Mode. See Capture 55 CCP1 55 CCPR1L Register 55 CCP2 55 Compare Mode. See Compare 55	Data EEPROM Memory	89 89 93 91 91 91 92 15 120 121 168 99 90 90 90
Brown-Out Reset (BOR) 101 BSF Instruction 118 BTFSC Instruction 118 BTFSS Instruction 119 C C C Compilers 119 MPLAB C18 130 MPLAB C30 130 CALL Instruction 119 Capture (CCP Module) 56 Block Diagram 56 CCP Pin Configuration 56 CCPR1H:CCPR1L Registers 56 Changing Between Capture Prescalers 56 Prescaler 56 Software Interrupt 56 Timer1 Mode Selection 56 Capture/Compare/PWM (CCP) 55 Capture Mode. See Capture 55 CCP1 55 CCPR1L Register 55 CCP2 55 Compare Mode. See Compare 55 PWM Mode. See PWM	Data EEPROM Memory	89 89 93 91 91 91 92 15 120 121 168 99 90 90 90
Brown-Out Reset (BOR) 101 BSF Instruction 118 BTFSC Instruction 118 BTFSS Instruction 119 C C C Compilers MPLAB C18 130 MPLAB C30 130 CALL Instruction 119 Capture (CCP Module) 56 Block Diagram 56 CCP Pin Configuration 56 CCP Pin Configuration 56 CCPR1H:CCPR1L Registers 56 Changing Between Capture Prescalers 56 Prescaler 56 Software Interrupt 56 Timer1 Mode Selection 56 Capture/Compare/PWM (CCP) 55 Capture Mode. See Capture 55 CCP1 55 CCP1 L Register 55 CCP2 55 Compare Mode. See Compare 55 PWM Mode. See PWM Timer Resources 55	Data EEPROM Memory	89 89 93 91 91 91 92 15 120 121 168 99 90 90 90
Brown-Out Reset (BOR) 101 BSF Instruction 118 BTFSC Instruction 118 BTFSS Instruction 119 C C C Compilers 119 MPLAB C18 130 MPLAB C30 130 CALL Instruction 119 Capture (CCP Module) 56 Block Diagram 56 CCP Pin Configuration 56 CCPR1H:CCPR1L Registers 56 Changing Between Capture Prescalers 56 Prescaler 56 Software Interrupt 56 Timer1 Mode Selection 56 Capture/Compare/PWM (CCP) 55 Capture Mode. See Capture 55 CCP1 55 CCP2 55 Compare Mode. See Compare 55 PWM Mode. See PWM 55 Timer Resources 55 CCP1CON Register 55	Data EEPROM Memory	89 89 93 91 91 91 92 15 120 121 168 99 90 90 90
Brown-Out Reset (BOR) 101 BSF Instruction 118 BTFSC Instruction 118 BTFSS Instruction 119 C C C Compilers MPLAB C18 130 MPLAB C30 130 CALL Instruction 119 Capture (CCP Module) 56 Block Diagram 56 CCP Pin Configuration 56 CCP Pin Configuration 56 CCPR1H:CCPR1L Registers 56 Changing Between Capture Prescalers 56 Prescaler 56 Software Interrupt 56 Timer1 Mode Selection 56 Capture/Compare/PWM (CCP) 55 Capture Mode. See Capture 55 CCP1 55 CCP1 L Register 55 CCP2 55 Compare Mode. See Compare 55 PWM Mode. See PWM Timer Resources 55	Data EEPROM Memory	89 89 91 91 91 91 15 120 121 167 99 90 90

I	Internet Address	. 169
I/O Ports	Interrupt Sources	
Bidirectional	Capture Complete (CCP)	
Block Diagrams	Compare Complete (CCP)	57
RB0/INT Pin36	TMR2 to PR2 Match (PWM)	
RB1/RX/DT Pin	Interrupts	. 107
RB2/TX/CK Pin	Interrupts, Enable Bits	
RB3/CCP1 Pin	CCP1 Enable (CCP1IE Bit)	56
	Interrupts, Flag Bits	
RB4/PGM Pin39	CCP1 Flag (CCP1IF Bit)	56
RB5 Pin	IORLW Instruction	
RB6/T1OSO/T1CKI Pin41	IORWF Instruction	
RB7/T10SI Pin42		
PORTA31	M	
PORTB36	Memory Organization	
Programming Considerations44	Data EEPROM Memory89, 9	1. 93
Successive Operations44	Microchip Internet Web Site	
TRISA31	Migrating from other PIC Devices	
TRISB36	MOVF Instruction	
ID Locations111	MOVLW Instruction	
INCF Instruction122	MOVWF Instruction	
INCFSZ Instruction122	MPLAB ASM30 Assembler, Linker, Librarian	
In-Circuit Serial Programming™112		
Indirect Addressing, INDF and FSR Registers28	MPLAB ICD 2 In-Circuit Debugger MPLAB ICE 2000 High-Performance Universal	. 131
Instruction Flow/Pipelining13	•	101
Instruction Set	In-Circuit Emulator	. 131
ADDLW117	MPLAB ICE 4000 High-Performance Universal	404
ADDWF117	In-Circuit Emulator	
ANDLW117	MPLAB Integrated Development Environment Software.	
ANDWF117	MPLAB PM3 Device Programmer	
BCF118	MPLINK Object Linker/MPLIB Object Librarian	. 130
BSF118	N	
BTFSC118		
BTFSS119	NOP Instruction	. 124
CALL	0	
CLRF119	_	
CLRW120	OPTION Instruction	
CLRWDT	OPTION Register	
COMF	OPTION_REG Register	
	Oscillator Configurations	
DECF	Oscillator Start-up Timer (OST)	. 101
DECFSZ	P	
GOTO121	•	
INCF	Package Marking Information	
INCFSZ	Packaging Information	. 161
IORLW123	PCL and PCLATH	
IORWF123	Stack	28
MOVF123	PCON Register	
MOVLW123	PICSTART Plus Development Programmer	. 132
MOVWF124	PIE1 Register	25
NOP124	Pin Functions	
OPTION124	RC6/TX/CK7	1–87
RETFIE124	RC7/RX/DT7	1–87
RETLW125	PIR1 Register	26
RETURN125	PORTA	
RLF125	PORTB	
RRF126	PORTB Interrupt	
SLEEP126	Power Control/Status Register (PCON)	
SUBLW126	Power-Down Mode (Sleep)	
SUBWF		
SWAPF	Power-On Reset (POR)	
TRIS	Power-up Timer (PWRT)	
XORLW 128	PR2 Register	
	Program Memory Organization	
XORWF	PWM (CCP Module)	
Instruction Set Summary	Block Diagram	
INT Interrupt	Simplified PWM	
INTCON Register24	CCPR1H:CCPR1L Registers	58

Duty Cycle59	Prescaler	46
Example Frequencies/Resolutions59	Switching Prescaler Assignment	
Period58	Timer0 Module	
Set-Up for PWM Operation59	Timer1	
TMR2 to PR2 Match58	Asynchronous Counter Mode	50
	Capacitor Selection	
Q	External Clock Input	
Q-Clock	External Clock Input Timing	
Quick-Turnaround-Production (QTP) Devices7	Oscillator	
_	Prescaler	
R	Resetting Timer1	
RC Oscillator99	Resetting Timer1 Registers	
RC Oscillator Mode	Special Event Trigger (CCP)	
Block Diagram99	Synchronized Counter Mode	
Reader Response	Timer Mode	
Registers	TMR1H	
CCP1CON (CCP Operation)55	TMR1L	
CMCON (Comparator Configuration)61	Timer2)(
CONFIG (Configuration Word)96		E (
EECON1 (EEPROM Control Register 1)90	Block Diagram	
INTCON (Interrupt Control)24	Postscaler	
Maps	PR2 register	
PIC16F627A16, 17	Prescaler	
•	Timer2 Module	
PIC16F628A	TMR2 output	
OPTION_REG (Option)	TMR2 to PR2 Match Interrupt	58
PCON (Power Control)	Timing Diagrams	
PIE1 (Peripheral Interrupt Enable 1)25	Timer014	45
PIR1 (Peripheral Interrupt Register 1)26	Timer1 14	45
Status22	USART	
T1CON Timer1 Control)48	Asynchronous Receiver	81
T2CON Timer2 Control)53	USART Asynchronous Master Transmission	
Reset	USART Asynchronous Reception	
RETFIE Instruction	USART Synchronous Reception	
RETLW Instruction	USART Synchronous Transmission	
RETURN Instruction	Timing Diagrams and Specifications14	
Revision History167	TMR0 Interrupt	
RLF Instruction	TMR1CS bit	
RRF Instruction	TMR10N bit	
	TMR2ON bit	
S	TOUTPS0 bit	
Serial Communication Interface (SCI) Module, See USART		
Serialized Quick-Turnaround-Production (SQTP) Devices 7	TOUTPS1 bit	
SLEEP Instruction	TOUTPS2 bit	
Software Simulator (MPLAB SIM)	TOUTPS3 bit	
Special Event Trigger. See Compare	TRIS Instruction	
Special Features of the CPU95	TRISA	
	TRISB	36
Special Function Registers	U	
Status Register		
SUBLW Instruction	Universal Synchronous Asynchronous Receiver	
SUBWF Instruction	Transmitter (USART)	71
SWAPF Instruction	Asynchronous Receiver	
Т	Setting Up Reception	83
	Asynchronous Receiver Mode	
T1CKPS0 bit	Address Detect	83
T1CKPS1 bit	Block Diagram	83
T1CON Register	USART	
<u>T1OSCE</u> N bit	Asynchronous Mode	77
T1SYNC bit	Asynchronous Receiver	
T2CKPS0 bit53	Asynchronous Reception	
T2CKPS1 bit53	Asynchronous Transmission	
T2CON Register53	Asynchronous Transmitter	
Timer0		
Block Diagrams	Baud Rate Generator (BRG)	13
Timer0/WDT46	Block Diagrams	- ,
External Clock Input	Transmit	
Interrupt45	USART Receive	
mton upt	BRGH bit	73

Sampling	74, 75, 76
Synchronous Master Mode	84
Synchronous Master Reception	86
Synchronous Master Transmission	84
Synchronous Slave Mode	87
Synchronous Slave Reception	88
Synchronous Slave Transmit	87
V	
Voltage Reference	
Configuration	
Voltage Reference Module	67
W	
Watchdog Timer (WDT)	109
WWW Address	
WWW, On-Line Support	3
X	
XORLW Instruction	128
YORWE Instruction	

PRODUCT IDENTIFICATION SYSTEM

To order or obtain information, e.g., on pricing or delivery, refer to the factory or the listed sales office.

PART NO.	x /xx xxx	Examples:
Device Device:	Temperature Package Pattern Range PIC16F627A/628A/648A:Standard VDD range 3.0V to 5.5V PIC16F627A/628A/648AT:VDD range 3.0V to 5.5V (Tape and Reel) PIC16LF627A/628A/648AT:VDD range 2.0V to 5.5V PIC16LF627A/628A/648AT:VDD range 2.0V to 5.5V (Tape and Reel)	SOIC package, 20 MHz, extended VDD limits.
Temperature Range: Package:	$I = -40^{\circ}\text{C to } +85^{\circ}\text{C}$ $E = -40^{\circ}\text{C to} +125^{\circ}\text{C}$ $P = PDIP$ $SO = SOIC (Gull Wing, 7.50 mm body)$	
	SS = SSOP (5.30 mm ML = QFN (28 Lead)	



WORLDWIDE SALES AND SERVICE

AMERICAS

Corporate Office

2355 West Chandler Blvd. Chandler, AZ 85224-6199 Tel: 480-792-7200 Fax: 480-792-7277

Technical Support:

http://support.microchip.com

Web Address: www.microchip.com

Atlanta

Duluth, GA Tel: 678-957-9614 Fax: 678-957-1455

Boston

Westborough, MA Tel: 774-760-0087 Fax: 774-760-0088

Chicago Itasca, IL

Tel: 630-285-0071 Fax: 630-285-0075

Dallas

Addison, TX Tel: 972-818-7423 Fax: 972-818-2924

Detroit

Farmington Hills, MI Tel: 248-538-2250 Fax: 248-538-2260

Kokomo

Kokomo, IN Tel: 765-864-8360 Fax: 765-864-8387

Los Angeles

Mission Viejo, CA Tel: 949-462-9523 Fax: 949-462-9608

Santa Clara

Santa Clara, CA Tel: 408-961-6444 Fax: 408-961-6445

Toronto

Mississauga, Ontario, Canada

Tel: 905-673-0699 Fax: 905-673-6509

ASIA/PACIFIC

Asia Pacific Office

Suites 3707-14, 37th Floor Tower 6, The Gateway Habour City, Kowloon Hong Kong

Tel: 852-2401-1200 Fax: 852-2401-3431

Australia - Sydney

Tel: 61-2-9868-6733 Fax: 61-2-9868-6755

China - Beijing

Tel: 86-10-8528-2100 Fax: 86-10-8528-2104

China - Chengdu

Tel: 86-28-8665-5511 Fax: 86-28-8665-7889

China - Fuzhou

Tel: 86-591-8750-3506 Fax: 86-591-8750-3521

China - Hong Kong SAR

Tel: 852-2401-1200 Fax: 852-2401-3431

China - Qingdao

Tel: 86-532-8502-7355 Fax: 86-532-8502-7205

China - Shanghai

Tel: 86-21-5407-5533 Fax: 86-21-5407-5066

China - Shenyang

Tel: 86-24-2334-2829 Fax: 86-24-2334-2393

China - Shenzhen

Tel: 86-755-8203-2660 Fax: 86-755-8203-1760

China - Shunde

Tel: 86-757-2839-5507 Fax: 86-757-2839-5571

China - Wuhan

Tel: 86-27-5980-5300 Fax: 86-27-5980-5118

China - Xian

Tel: 86-29-8833-7250 Fax: 86-29-8833-7256

ASIA/PACIFIC

India - Bangalore

Tel: 91-80-4182-8400 Fax: 91-80-4182-8422

India - New Delhi

Tel: 91-11-4160-8631 Fax: 91-11-4160-8632

India - Pune

Tel: 91-20-2566-1512 Fax: 91-20-2566-1513

Japan - Yokohama

Tel: 81-45-471- 6166 Fax: 81-45-471-6122

Korea - Gumi

Tel: 82-54-473-4301 Fax: 82-54-473-4302

Korea - Seoul

Tel: 82-2-554-7200 Fax: 82-2-558-5932 or

82-2-558-5934

Malaysia - Penang Tel: 60-4-646-8870 Fax: 60-4-646-5086

Philippines - Manila

Tel: 63-2-634-9065 Fax: 63-2-634-9069

Singapore

Tel: 65-6334-8870 Fax: 65-6334-8850 Taiwan - Hsin Chu

Tel: 886-3-572-9526 Fax: 886-3-572-6459

Taiwan - Kaohsiung Tel: 886-7-536-4818

Fax: 886-7-536-4803

Taiwan - Taipei

Tel: 886-2-2500-6610 Fax: 886-2-2508-0102

Thailand - Bangkok

Tel: 66-2-694-1351 Fax: 66-2-694-1350

EUROPE

Austria - Wels

Tel: 43-7242-2244-39 Fax: 43-7242-2244-393 Denmark - Copenhagen

Tel: 45-4450-2828

Fax: 45-4485-2829

France - Paris

Tel: 33-1-69-53-63-20 Fax: 33-1-69-30-90-79

Germany - Munich

Tel: 49-89-627-144-0 Fax: 49-89-627-144-44

Italy - Milan

Tel: 39-0331-742611 Fax: 39-0331-466781

Netherlands - Drunen

Tel: 31-416-690399 Fax: 31-416-690340

Spain - Madrid

Tel: 34-91-708-08-90 Fax: 34-91-708-08-91 **UK - Wokingham**

Tel: 44-118-921-5869 Fax: 44-118-921-5820

12/08/06