

DESCRIPTION

Demonstration circuit 416 features the LTC1864 16-bit 250ksps analog-to-digital converter.

This board provides a means to evaluate the performance of the LTC1864 with either the Linear Technology DATS FFT characterization system, or with other parallel or serial data acquisition systems.

The board also demonstrates proper layout techniques in the circuitry surrounding the ADC and in the segmentation of the planes required to achieve full performance with the ADC.

These techniques include proper grounding of the device and associated bypass capacitors, placement of the device relative to interconnection of analog and digital subsystems and signal routing in proximity to the ADC.

This board performs serial to parallel conversion in a manner that is unlikely to be used in an actual implementation, but is representative of what could be implemented in an FPGA. It is expected that with this ADC, the interface will be performed serially with either programmable logic, a general-purpose processor, a DSP, or across an isolated link of one of many types. The

complexity of the circuitry is hence much greater than what would be required in almost any practical application.

The LTC1864 and its demo board are intended to be used with the DATS FFT evaluation system for characterization of the ADC in AC applications extending from Hz to MHz. The full power bandwidth of the LTC1864 is high enough to produce good performance in under-sampling applications, as well as applications where the signal content is below Nyquist.

The board contains a bandwidth-limiting filter at the input of the ADC (C7, C8, C9, R1 and R2), as well as provision for an amplifier (U2). This bandwidth-limiting filter (-3dB @ 1.5MHz) is typical of what may be required for many applications, but it is not necessarily the best for all applications.

The board also incorporates an LTC1799 resistor programmable oscillator as an optional clock source.

Design files for this circuit board are available. Call the LTC factory.

QUICK START PROCEDURE

Demonstration circuit 416 is easy to set up to evaluate the performance of the LTC1864. Refer to Figure 1 for proper measurement equipment setup and follow the procedure below:

NOTE: The demo board is shipped with jumpers in place to allow the use of an external oscillator at 80X the sample rate. Figure 1 shows the default jumper positions.

1. Connect the parallel output J4 to either the DATS data collection board, or to a suitable acquisition system. Pin 3 of J4 is the data strobe.
2. Observe correct polarity; Connect +8V to +15V to terminal E1. Note that -15V is only required if U2 is installed. There are two on board regulators. Both are 5V, although U1 the reference can be substituted with a lower voltage.

3. If the intent is to do an evaluation of AC performance, Connect a sinusoidal (or other) input signal to J1, or J1 and J2, with a nominal DC bias of 2.5V . If only J1 is used (single ended operation), JP3 should be installed. This converter converts unipolar differential inputs from $0 - V_{\text{ref}}$.

NOTE: The AIN inputs do not have 50Ω termination. Most generators will produce the correct signal level only if the cable is terminated at 50Ω . If you are driving this from a generator, you should use 50Ω through terminators. Take care not to overdrive the inputs if you do not use terminators.

4. Connect a 20MHz digital clock to CLKIN. With default jumpers in place, this will result in a 250ksps conversion rate.

5. Collect data via the DATS system for a Fourier Transform into the frequency domain, or to allow data to be collected and saved to disc for subsequent import and analysis in Excel, Matlab or other analysis packages.

Duplication of the FFT results shown in the data sheet requires the use of a low jitter clock and waveform generators synchronized such that the input waveform must be within a few ppm of an exact multiple of the conver-

sion clock divided by the FFT size (termed coherent). For 250kHz sample rate and a 4096 point FFT, input frequencies should be an exact multiple of 61.035156Hz, and preferably a prime number multiple or at least an odd number multiple. The use of an even number multiple will exercise a minimal number of codes, producing poor results.




Figure 1. Proper Measurement Equipment Setup

OPERATION

The conversion clock (CONV) is derived from the CLKIN connector (J3) via a programmable divider.

The board is shipped with this divider set to divide by 80 (JP8 and JP9). In order for this converter to achieve its maximum throughput of 250ksps, the data transfer time must be completed in $1/f_{\text{SAMPLE}} - T_{\text{CONV}}$, which requires that the SCLK be at 20MHz.

The programmable divider can be strapped for different divide ratios if the required sample rate is less than 250ksps, allowing a greater percentage of the time available doing data transfer (divide ratio of less than 80), or if a comparable SCLK rate is used, with a lower sample rate (divide ratio greater than 80).

JP8 and JP9 are set to code 16—(divide ratio/16) or 11 in the case of a divide ratio of 80.

The counter circuitry gates a sequence of 16 clock pulses during $CONV = 0$. These can be observed on CLKOUT, or if CONV is introduced externally, (remove JP4) the clock pulses can be introduced via CLKIN (JP6 to pin 1, JP7 to pin 1 if no inversion is required).

JP6 (pin 2–3) allows the use of the onboard LTC1799 oscillator. Note that this oscillator will not produce data sheet performance unless the input frequency is quite low, as the phase jitter of this oscillator will be transformed in the presence of high slew rate signals into random noise. If the amplitude of the signal falls off with increasing frequency as many natural phenomena do, this oscillator may produce acceptable results.

If you are under-sampling, or operating the converter near Nyquist, it is important to have a low jitter clock source.

The data output DOUT is shifted into a pair of 74HC595 serial to parallel shift registers that have output holding

registers, and tri-stateable outputs. If you intend to incorporate the demo board into a prototype of a system, ENABLEDATA can be used to gate the outputs onto a 16-bit bus. Alternatively, all of the signals can be produced externally, and data can be read into a DSP via DOUT.

If you elect to use the on-board timing to clock data into a slaved serial input port, you can use DOUT, CKOUT, along with CONV as a busy signal or as a means of producing a frame sync.

In the event that you do not have “coherent” signal sources as described above, you can use windowing functions to reduce the “leakage” effect that occurs in the Fourier transform and get a reasonably accurate figure for SNR, THD SINAD and the levels of the various harmonics.