

# SYNCHRONOUS DRAM

#### MT48LC8M32B2 - 2 MEG x 32 x 4 BANKS

For the latest data sheet, please refer to the Micron Web site: www.micron.com/dramds

#### **Features**

- · PC100 functionality
- Fully synchronous; all signals registered on positive edge of system clock
- Internal pipelined operation; column address can be changed every clock cycle
- Internal banks for hiding row access/precharge
- Programmable burst lengths: 1, 2, 4, 8, or full page
- Auto Precharge, includes Concurrent Auto Precharge, and Auto Refresh Modes
- · Self Refresh Mode
- 64ms, 4,096-cycle refresh (15.6µs/row)
- LVTTL-compatible inputs and outputs
- Single +3.3V ±0.3V power supply
- Supports CAS latency of 1, 2, and 3

Options	Marking
Configuration	
• 8 Meg x 32 (2 Meg x 32 x 4 banks)	8M32B2
Package	
• 86-pin TSOP (400 mil)	TG
• 86-pin TSOP (400 mil) lead-free	P
• 90-ball FBGA (8mm x 13mm)	F5
• 90-ball FBGA (8mm x 13mm) lead-	В5
free	
Timing (Cycle Time)	
• 6ns (166 MHz)	-6
• 7ns (143 MHz)	-7
Operating Temperature Range	
• Commercial (0°C to +70°C)	None
• Industrial (-40°C to +85°C)	$\mathrm{IT}^1$

NOTE: 1. Available on -7 only.

**Table 1: Key Timing Parameters** 

SPEED GRADE	CLOCK FREQUENCY	ACCESS TIME CL = 3*	SETUP TIME	HOLD TIME
-6	166 MHz	5.5ns	1.5ns	1ns
-7	143 MHz	6.0ns	2ns	1ns

<sup>\*</sup>CL = CAS (READ) latency

# Figure 1: Pin Assignment (Top View) 86-Pin TSOP

_			
Vpp 🖽 1		86	□ Vss
	•		
DQ0 💷 2		85	DQ15
VddQ Ⅲ 3		84	
DQ1 💷 4		83	■ DQ14
DQ2 💷 5		82	DQ13
VssO □ 6		81	□ V <sub>DD</sub> Q
DQ3 💷 7		80	■ DQ12
DQ4 III 8		79	DQ11
VDDO III 9		78	□ VssQ
DQ5 III 1	n	77	DQ10
DQ6 💷 1		76	DQ9
VssQ 🖽 1		75	□ V <sub>DD</sub> Q
DQ7 💷 1.		74	■ DQ8
NC 🎞 1		73	Ⅲ NC
VDD Ⅲ 1	5	72	□ Vss
DQM0 Ⅲ 1	6	71	□ DQM1
WE# □ 1	7	70	⊞ NC
CAS# III 1		69	⊞ NC
RAS# III 1		68	E CLK
CS# = 2		67	CKE CKE
A11 = 2		66	□ A9
		65	
BA1 🎞 2		64	■ A7
A10 💷 2		63	ш A6
A0 🞞 2		62	□ A5
A1 🞞 2		61	<b>Ⅲ</b> A4
A2 🕮 2		60	<b>Ⅲ</b> A3
DQM2 🖽 2	8	59	
VDD 🖽 2	9	58	
NC 🖽 3	0	57	□ NC
DQ16 🞹 3	1	56	DQ31
VssQ 🖽 3		55	VDDQ
DQ17 = 3		54	DQ30
DQ18 = 3		53	DQ29
V <sub>DDQ</sub> = 3		52	₩ VssQ
DQ19 = 3		51	DQ28
24.5			DQZO
2 420		50	DQZ
VssQ III 3		49	VDDQ
DQ21 🕮 3		48	■ DQ26
DQ22 💷 4		47	DQ25
VddQ □ 4		46	□ VssQ
DQ23 🕮 4		45	DQ24
VDD □ 4	3 ,	_ 44	□ Vss
		Ъ	J

NOTE:

The # symbol indicates signal is active LOW.

	8 Meg x 32
Configuration	2 Meg x 32 x 4 banks
Refresh Count	4K
Row Addressing	4K (A0–A11)
Bank Addressing	4 (BA0, BA1)
Column Addressing	512 (A0-A8)

Part Number Example:

MT48LC8M32B2TG-7



# **Table of Contents**

Features	
Options	
Marking	
General Description	
Functional Description	10
Initialization	10
Register Definition	10
Mode Register	10
Burst Length	10
Burst Type	11
CAS Latency	12
Operating Mode	
Write Burst Mode	
Commands	
COMMAND INHIBIT	
NO OPERATION (NOP)	
LOAD MODE REGISTER	
ACTIVE	
READ	
WRITE	
PRECHARGE	
AUTO PRECHARGE	
BURST TERMINATE	
AUTO REFRESH	
SELF REFRESH	
Operations	
Bank/Row Activation	
READs	
WRITEs	
PRECHARGE	
POWER-DOWN	
CLOCK SUSPEND	
BURST READ/SINGLE WRITE	
CONCURRENT AUTO PRECHARGE	
READ with AUTO PRECHARGE	
WRITE with AUTO PRECHARGE	
Absolute Maximum Ratings	
Notes	37



# **List of Figures**

Figure 1:	Pin Assignment (Top View) 86-Pin TSOP	
Figure 2:	90-Ball FBGA Assignment (Top View)	5
Figure 3:	Functional Block Diagram – 8 Meg x 32 SDRAM	
Figure 4:	Mode Register Definition	.11
Figure 5:	CAS Latency	
Figure 6:	Activating a Specific Row in a Specific Bank	.15
Figure 7:	Example: Meeting <sup>t</sup> RCD (MIN) When 2 < <sup>t</sup> RCD (MIN)/ <sup>t</sup> CK - 3	.15
Figure 8:	READ Command	
Figure 9:	CAS Latency	
Figure 10:	Consecutive READ Bursts	
Figure 11:	Random READ Accesses	
Figure 12:	READ-to-WRITE	
Figure 13:	READ-to-WRITE with Extra Clock Cycle	
Figure 14:	READ-to-PRECHARGE	
Figure 15:	Terminating a READ Burst	
Figure 16:	WRITE Command	
Figure 17:	WRITE Burst	
Figure 18:	WRITE to WRITE	
Figure 19:	Random WRITE Cycles	
Figure 20:	WRITE to READ	.23
Figure 21:	WRITE to PRECHARGE	
Figure 22:	Terminating a WRITE Burst	
Figure 23:	PRECHARGE Command	
Figure 24:	Power-Down	
Figure 25:	CLOCK SUSPEND During WRITE Burst	
Figure 26:	CLOCK SUSPEND During READ Burst	.25
Figure 27:	READ With Auto Precharge Interrupted by a READ	
Figure 28:	READ With Auto Precharge Interrupted by a WRITE	.26
Figure 29:	WRITE With Auto Precharge Interrupted by a READ	
Figure 30:	WRITE With Auto Precharge Interrupted by a WRITE	
Figure 31:	Initialize and Load Mode Register	.38
Figure 32:	Power-Down Mode	
Figure 33:	Clock Suspend Mode	
Figure 34:	Auto Refresh Mode	.41
Figure 35:	Self Refresh Mode	
Figure 36:	Single Read – Without Auto Precharge	.43
Figure 37:	Read – Without Auto Precharge	
Figure 38:	Read – With Auto Precharge	
Figure 39:	Alternating Bank Read Accesses	
Figure 40:	Read – Full-Page Burst	
Figure 41:	Read – DQM Operation	
Figure 42:	Single Write	
Figure 43:	Write – Without Auto Precharge	
Figure 44:	Write – With Auto Precharge	
Figure 45:	Alternating Bank Write Accesses	.52
Figure 46:	Write – Full-Page Burst	.53
Figure 47:	Write - DQM Operation	
Figure 48:	86-Pin TSOP (400 MIL)	.55
Figure 49:	90-Ball FBGA (8mm x 13mm)	



# **List of Tables**

Table 1:	Key Timing Parameters	
Table 2:	Pin Descriptions (TSOP)	88
Table 3:	Ball Descriptions (FBGA)	
Table 4:	Burst Definition	11
Table 5:	CAS Latency	12
Table 6:	Truth Table 1 – Commands and DQM Operation	
Table 7:	Truth Table 2 – CKE	
Table 8:	Truth Table 3 – Current State Bank n, Command To Bank n	29
Table 9:	Truth Table 4 – Current State Bank <i>n</i> , Command To Bank <i>m</i>	
Table 10:	DC Electrical Characteristics and Operating Conditions	33
Table 11:	Capacitance	
Table 12:	Electrical Characteristics and Recommended AC Operating Conditions	34
Table 13:	AC Functional Characteristics	
Table 14:	IDD Specifications and Conditions	



Figure 2: 90-Ball FBGA Assignment (Top View)

	1	2	3	4	5	6	7	8	9
Α	DQ26	DQ24	Vss				VDD	DQ23	DQ21
В	DQ28	VDDQ	VssQ				VDDQ	VssQ	DQ19
C	VssQ	DQ27	DQ25				DQ22	DQ20	VDDQ
D	VssQ	DQ29	DQ30				DQ17	DQ18	VDDQ
Ε	VDDQ	DQ31	NC				NC	DQ16	VssQ
F	Vss	DQM3	A3				A2	O DQM2	VDD
G	A4	A5	A6				A10	A0	A1
Н	A7	A8	O NC				NC	BA1	A11
J	CLK	CKE	A9				BA0	CS#	RAS#
K	DQM1	NC	O NC				CAS#	WE#	DQM0
L	VDDQ	DQ8	Vss				VDD	DQ7	VssQ
M	VssQ	DQ10	DQ9				DQ6	DQ5	VDDQ
N	VssQ	DQ12	DQ14				DQ1	DQ3	VDDQ
P	DQ11	$\bigvee_{VDDQ}$	VssQ				VDDQ	VssQ	DQ4
R	DQ13	DQ15	Vss				VDD	DQ0	DQ2

**Ball and Array** 



# 256Mb (x32) SDRAM Part Number

PART NUMBER	ARCHITECTURE	PACKAGE
MT48LC8M32B2TG	8 Meg x 32	86-pin TSOP
MT48LC8M32B2P	8 Meg x 32	86-pin TSOP
MT48LC8M32B2F5	8 Meg x 32	90-ball FBGA
MT48LC8M32B2B5	8 Meg x 32	90-ball FBGA

# **General Description**

The 256Mb SDRAM is a high-speed CMOS, dynamic random-access memory containing 268,435,456-bits. It is internally configured as a quad-bank DRAM with a synchronous interface (all signals are registered on the positive edge of the clock signal, CLK). Each of the 67,108,864-bit banks is organized as 4,096 rows by 512 columns by 32 bits.

Read and write accesses to the SDRAM are burst oriented; accesses start at a selected location and continue for a programmed number of locations in a programmed sequence. Accesses begin with the registration of an ACTIVE command, which is then followed by a READ or WRITE command. The address bits registered coincident with the ACTIVE command are used to select the bank and row to be accessed (BA0, BA1 select the bank, A0–A11 select the row). The address bits registered coincident with the READ or WRITE command are used to select the starting column location for the burst access.

The SDRAM provides for programmable READ or WRITE burst lengths of 1, 2, 4, or 8 locations, or the full page, with a burst terminate option. An auto precharge function may be enabled to provide a self-timed row precharge that is initiated at the end of the burst sequence.

The 256Mb SDRAM uses an internal pipelined architecture to achieve high-speed operation. This architecture is compatible with the 2n rule of prefetch architectures, but it also allows the column address to be changed on every clock cycle to achieve a high-speed, fully random access. Precharging 1 bank while accessing one of the other 3 banks will hide the precharge cycles and provide seamless, high-speed, random-access operation.

The 256Mb SDRAM is designed to operate in 3.3V memory systems. An auto refresh mode is provided, along with a power-saving, power-down mode. All inputs and outputs are LVTTL-compatible.

SDRAMs offer substantial advances in DRAM operating performance, including the ability to synchronously burst data at a high data rate with automatic column-address generation, the ability to interleave between internal banks to hide precharge time and the capability to randomly change column addresses on each clock cycle during a burst access.



CONTROL LOGIC CS# COMMAND CAS# REFRESH 12 COUNTER MODE REGISTER ROW-ADDRESS MUX BANK 0 ROW-ADDRESS LATCH BANK 0 MEMORY ARRAY (4,096 x 256 x 32) 4,096 DECODER DATA OUTPUT REGISTER SENSE AMPLIFIERS 8,192 I/O GATING DQM MASK LOGIC READ DATA LATCH WRITE DRIVERS BANK CONTROL LOGIC ADDRESS REGISTER DATA INPUT REGISTER 256 (x32) COLUMN DECODER COLUMN-ADDRESS COUNTER/ LATCH

Figure 3: Functional Block Diagram - 8 Meg x 32 SDRAM



# **Table 2: Pin Descriptions (TSOP)**

86-PIN TSOP	SYMBOL	TYPE	DESCRIPTION
68	CLK	Input	Clock: CLK is driven by the system clock. All SDRAM input signals are sampled on the positive edge of CLK. CLK also increments the internal burst counter and controls the output registers.
67	CKE	Input	Clock Enable: CKE activates (HIGH) and deactivates (LOW) the CLK signal. Deactivating the clock provides PRECHARGE POWER-DOWN and SELF REFRESH operation (all banks idle), ACTIVE POWER-DOWN (row active in any bank) or CLOCK SUSPEND operation (burst/access in progress). CKE is synchronous except after the device enters power-down and self refresh modes, where CKE becomes asynchronous until after exiting the same mode. The input buffers, including CLK, are disabled during power-down and self refresh modes, providing low standby power. CKE may be tied HIGH.
20	CS#	Input	Chip Select: CS# enables (registered LOW) and disables (registered HIGH) the command decoder. All commands are masked when CS# is registered HIGH. CS# provides for external bank selection on systems with multiple banks. CS# is considered part of the command code.
17, 18, 19	WE#, CAS#, RAS#	Input	Command Inputs: WE#, CAS#, and RAS# (along with CS#) define the command being entered.
16, 71, 28, 59	DQM0- DQM3	Input	Input/Output Mask: DQM is sampled HIGH and is an input mask signal for write accesses and an output enable signal for read accesses. Input data is masked during a WRITE cycle. The output buffers are placed in a High-Z state (two-clock latency) during a READ cycle. DQM0 corresponds to DQ0–DQ7; DQM1 corresponds to DQ8–DQ15; DQM2 corresponds to DQ16–DQ23; and DQM3 corresponds to DQ24–DQ31. DQM0–DQM3 are considered same state when referenced as DQM.
22, 23	BA0, BA1	Input	Bank Address Input(s): BA0 and BA1 define to which bank the ACTIVE, READ, WRITE, or PRECHARGE command is being applied.
25-27, 60-66, 24, 21	A0-A11	Input	Address Inputs: A0–A11 are sampled during the ACTIVE command (row-address A0–A10) and READ/WRITE command (column-address A0–A8 with A10 defining auto precharge) to select one location out of the memory array in the respective bank. A10 is sampled during a PRECHARGE command to determine if all banks are to be precharged (A10 [HIGH]) or bank selected by BA0, BA1 (LOW). The address inputs also provide the op-code during a LOAD MODE REGISTER command.
2, 4, 5, 7, 8, 10, 11, 13, 74, 76, 77, 79, 80, 82, 83, 85, 31, 33, 34, 36, 37, 39, 40, 42, 45, 47, 48, 50, 51, 53, 54, 56	DQ0-DQ31	I/O	Data Input/Output: Data bus.
3, 9, 35, 41, 49, 55, 75, 81	VddQ	Supply	DQ Power Supply: Isolated on the die for improved noise immunity.
6, 12, 32, 38, 46, 52, 78, 84	VssQ	Supply	DQ Ground: Provide isolated ground to DQs for improved noise immunity.
1, 15, 29, 43	V <sub>DD</sub>	Supply	Power Supply: +3.3V ±0.3V.
44, 58, 72, 86	Vss	Supply	Ground.
14, 30, 57, 69, 70, 73	NC	_	No Connect: These pins should be left unconnected. Pin 70 is reserved for SSTL reference voltage supply.



# **Table 3: Ball Descriptions (FBGA)**

90-BALL FBGA	SYMBOL	TYPE	DESCRIPTION
J1	CLK	Input	Clock: CLK is driven by the system clock. All SDRAM input signals are sampled on the positive edge of CLK. CLK also increments the internal burst counter and controls the output registers.
J2	CKE	Input	Clock Enable: CKE activates (HIGH) and deactivates (LOW) the CLK signal. Deactivating the clock provides PRECHARGE POWER-DOWN and SELF REFRESH operation (all banks idle), ACTIVE POWER-DOWN (row active in any bank) or CLOCK SUSPEND operation (burst/access in progress). CKE is synchronous except after the device enters power-down and self refresh modes, where CKE becomes asynchronous until after exiting the same mode. The input buffers, including CLK, are disabled during power-down and self refresh modes, providing low standby power. CKE may be tied HIGH.
J8	CS#	Input	Chip Select: CS# enables (registered LOW) and disables (registered HIGH) the command decoder. All commands are masked when CS# is registered HIGH. CS# provides for external bank selection on systems with multiple banks. CS# is considered part of the command code.
J9, K7, K8	RAS#, CAS#, WE#	Input	Command Inputs: RAS#, CAS#, and WE# (along with CS#) define the command being entered.
K9, K1, F8, F2	DQM0-3	Input	Input/Output Mask: DQM is sampled HIGH and is an input mask signal for write accesses and an output enable signal for read accesses. Input data is masked during a WRITE cycle. The output buffers are placed in a High-Z state (two-clock latency) when during a READ cycle. DQM0 corresponds to DQ0–DQ7; DQM1 corresponds to DQ8–DQ15; DQM2 corresponds to DQ16–DQ23; and DQM3 corresponds to DQ24–DQ31. DQM0–DQM3 are considered same state when referenced as DQM.
J7, H8	BA0, BA1	Input	Bank Address Input(s): BA0 and BA1 define to which bank the ACTIVE, READ, WRITE, or PRECHARGE command is being applied. These balls also provide the op-code during a LOAD MODE REGISTER command
G8, G9, F7, F3, G1, G2, G3, H1, H2, J3, G7, H9	A0-A11	Input	Address Inputs: A0–A11 are sampled during the ACTIVE command (rowaddress A0–A11) and READ/WRITE command (column address A0–A8; with A10 defining auto precharge) to select one location out of the memory array in the respective bank. A10 is sampled during a PRECHARGE command to determine if all banks are to be precharged (A10 HIGH) or bank selected by BA0, BA1 (LOW). The address inputs also provide the opcode during a LOAD MODE REGISTER command.
R8, N7, R9, N8, P9, M8, M7, L8, L2, M3, M2, P1, N2, R1, N3, R2, E8, D7, D8, B9, C8, A9, C7, A8, A2, C3, A1, C2, B1, D2, D3, E2	DQ0-DQ31	I/O	Data Input/Output: Data bus.
B2, B7, C9, D9, E1, L1, M9, N9, P2, P7	VDDQ	Supply	DQ Power: Provide isolated power to DQs for improved noise immunity.
B8, B3, C1, D1, E9, L9, M1, N1, P3, P8	VssQ	Supply	DQ Ground: Provide isolated ground to DQs for improved noise immunity.
A7, F9, L7, R7	VDD	Supply	Power Supply: Voltage dependant on option.
A3, F1, L3, R3	Vss	Supply	Ground.
E3, E7, H3, H7, K2, K3	NC	_	No Connect: These pins should be left unconnected. H3 is a No Connect for this part but may be used as A12 in future designs.



# **Functional Description**

In general, this 256Mb SDRAM (2 Meg x 32 x 4 banks) is a quad-bank DRAM that operates at 3.3V and includes a synchronous interface (all signals are registered on the positive edge of the clock signal, CLK). Each of the 67,108,864-bit banks is organized as 4,096 rows by 512 columns by 32-bits.

Read and write accesses to the SDRAM are burst oriented; accesses start at a selected location and continue for a programmed number of locations in a programmed sequence. Accesses begin with the registration of an ACTIVE command, which is then followed by a READ or WRITE command. The address bits registered coincident with the ACTIVE command are used to select the bank and row to be accessed (BA0 and BA1 select the bank, A0–A11 select the row). The address bits (A0–A8) registered coincident with the READ or WRITE command are used to select the starting column location for the burst access.

Prior to normal operation, the SDRAM must be initialized. The following sections provide detailed information covering device initialization, register definition, command descriptions, and device operation.

#### **Initialization**

SDRAMs must be powered up and initialized in a predefined manner. Operational procedures other than those specified may result in undefined operation. Once power is applied to VDD and VDDQ (simultaneously) and the clock is stable (stable clock is defined as a signal cycling within timing constraints specified for the clock pin), the SDRAM requires a 100µs delay prior to issuing any command other than a COMMAND INHIBIT or a NOP. Starting at some point during this 100µs period and continuing at least through the end of this period, COMMAND INHIBIT or NOP commands should be applied.

Once the 100µs delay has been satisfied with at least one COMMAND INHIBIT or NOP command having been applied, a PRECHARGE command should be applied. All banks must then be precharged, thereby placing the device in the all banks idle state.

Once in the idle state, two AUTO REFRESH cycles must be performed. After the AUTO REFRESH cycles are complete, the SDRAM is ready for mode register programming. Because the mode register will power up in an unknown state, it should be loaded prior to applying any operational command.

# **Register Definition**

# **Mode Register**

The mode register is used to define the specific mode of operation of the SDRAM. This definition includes the selection of a burst length, a burst type, a CAS latency, an operating mode, and a write burst mode, as shown in Figure 1. The mode register is programmed via the LOAD MODE REGISTER command and will retain the stored information until it is programmed again or the device loses power.

Mode register bits M0–M2 specify the burst length, M3 specifies the type of burst (sequential or interleaved), M4–M6 specify the CAS latency, M7 and M8 specify the operating mode, M9 specifies the write burst mode, and M10, M11, BA0, and BA1 are reserved for future use.

The mode register must be loaded when all banks are idle, and the controller must wait the specified time before initiating the subsequent operation. Violating either of these requirements will result in unspecified operation.

# **Burst Length**

Read and write accesses to the SDRAM are burst oriented, with the burst length being programmable, as shown in Figure 1. The burst length determines the maximum number of column locations that can be accessed for a given READ or WRITE command. Burst lengths of 1, 2, 4, or 8 locations are available for both the sequential and the interleaved burst types, and a full-page burst is available for the sequential type. The full-page burst is used in conjunction with the BURST TERMINATE command to generate arbitrary burst lengths.

Reserved states should not be used, as unknown operation or incompatibility with future versions may result.

When a READ or WRITE command is issued, a block of columns equal to the burst length is effectively selected. All accesses for that burst take place within this block, meaning that the burst will wrap within the block if a boundary is reached. The block is uniquely selected by A1–A8 when the burst length is set to two; by A2–A8 when the burst length is set to four; and by A3–A8 when the burst length is set to eight. The remaining (least significant) address bit(s) is (are) used to select the starting location within the block. Fullpage bursts wrap within the page if the boundary is reached.




# **Burst Type**

Accesses within a given burst may be programmed to be either sequential or interleaved; this is referred to as the burst type and is selected via bit M3.

The ordering of accesses within a burst is determined by the burst length, the burst type and the starting column address, as shown in Table 4.

**Figure 4: Mode Register Definition** 



**Table 4: Burst Definition** 

				ORDER OF ACCESSES WITHIN A BURST			
BURST LENGTH	STARTING COLUMN ADDRESS		IN	TYPE = SEQUENTIAL	TYPE = INTERLEAVED		
2			A0				
			0	0-1	0-1		
			1	1-0	1-0		
4		A1	A0				
		0	0	0-1-2-3	0-1-2-3		
		0	1	1-2-3-0	1-0-3-2		
		1	0	2-3-0-1	2-3-0-1		
		1	1	3-0-1-2	3-2-1-0		
8	A2	Α1	A0				
	0	0	0	0-1-2-3-4-5-6-7	0-1-2-3-4-5-6-7		
	0	0	1	1-2-3-4-5-6-7-0	1-0-3-2-5-4-7-6		
	0	1	0	2-3-4-5-6-7-0-1	2-3-0-1-6-7-4-5		
	0	1	1	3-4-5-6-7-0-1-2	3-2-1-0-7-6-5-4		
	1	0	0	4-5-6-7-0-1-2-3	4-5-6-7-0-1-2-3		
	1	0	1	5-6-7-0-1-2-3-4	5-4-7-6-1-0-3-2		
	1	1	0	6-7-0-1-2-3-4-5	6-7-4-5-2-3-0-1		
	1	1	1	7-0-1-2-3-4-5-6	7-6-5-4-3-2-1-0		
Full	n =	= A0-	A8	Cn, Cn + 1,	Not Supported		
Page				Cn + 2, Cn + 3,			
(512)	(Location			Cn + 4			
	0–511)		)	Cn-1,			
				Cn			

#### NOTE:

- 1. For BL = 2, A1–A8 select the block-of-two burst; A0 selects the starting column within the block.
- 2. For BL = 4, A2–A8 select the block-of-four burst; A0–A1 select the starting column within the block.
- 3. For BL = 8, A3–A8 select the block-of-eight burst; A0–A2 select the starting column within the block.
- 4. For a full-page burst, the full row is selected and A0-A8 select the starting column.
- 5. Whenever a boundary of the block is reached within a given sequence above, the following access wraps within the
- 6. For BL = 1, A0-A8 select the unique column to be accessed, and mode register bit M3 is ignored.



# **CAS Latency**

The CAS latency is the delay, in clock cycles, between the registration of a READ command and the availability of the first piece of output data. The latency can be set to one, two, or three clocks.

If a READ command is registered at clock edge n, and the latency is m clocks, the data will be available by clock edge n+m. The DQs will start driving as a result of the clock edge one cycle earlier (n+m-1), and provided that the relevant access times are met, the data will be valid by clock edge n+m. For example, assuming that the clock cycle time is such that all relevant access times are met, if a READ command is registered at T0 and the latency is programmed to two clocks, the DQs will start driving after T1 and the data will be valid by T2, as shown in Figure 4. Table 5 indicates the operating frequencies at which each CAS latency setting can be used.

Reserved states should not be used as unknown operation or incompatibility with future versions may result.

# **Operating Mode**


The normal operating mode is selected by setting M7 and M8 to zero; the other combinations of values for M7 and M8 are reserved for future use and/or test modes. The programmed burst length applies to both READ and WRITE bursts.


Test modes and reserved states should not be used because unknown operation or incompatibility with future versions may result.


#### Write Burst Mode

When M9 = 0, the burst length programmed via M0–M2 applies to both READ and WRITE bursts; when M9 = 1, the programmed burst length applies to READ bursts, but write accesses are single-location (non-burst) accesses.

# Figure 5: CAS Latency







**Table 5: CAS Latency** 

		ALLOWABLE FREQUEN	
SPEED	CL = 1	CL = 2	CL = 3
-6	≤50	≤100	≤166
-7	≤50	≤100	≤143



#### **Commands**

Table 6 provides a quick reference of available commands. This is followed by a written description of each command. Three additional Truth Tables (Tables

7, 8, and 9) appear following "Operations" on page 15; these tables provide current state/next state information.

**Table 6: Truth Table 1 – Commands and DQM Operation** 

Note 1

NAME (FUNCTION)	CS#	RAS#	CAS#	WE#	DQM	ADDR	DQS	NOTES
COMMAND INHIBIT (NOP)	Н	Х	Х	Х	Х	Х	Х	
NO OPERATION (NOP)	L	Н	Н	Н	Х	Х	Х	
ACTIVE (Select bank and activate row)	L	L	Н	Н	Х	Bank/Row	Х	3
READ (Select bank and column, and start READ burst)	L	Н	L	Н	L/H <sup>8</sup>	Bank/Col	Х	4
WRITE (Select bank and column, and start WRITE burst)	L	Н	L	L	L/H <sup>8</sup>	Bank/Col	Valid	4
BURST TERMINATE	L	Н	Н	L	Х	Х	Active	
PRECHARGE (Deactivate row in bank or banks)	L	L	Н	L	Х	Code	Х	5
AUTO REFRESH or SELF REFRESH	L	L	L	Н	Х	Х	Х	6, 7
(Enter self refresh mode)								
LOAD MODE REGISTER	L	L	L	L	Х	Op-Code	Х	2
Write Enable/Output Enable	_	_	_	_	L	-	Active	8
Write Inhibit/Output High-Z	_	_	_	-	Н	_	High-Z	8

#### NOTE:

- 1. CKE is HIGH for all commands shown except SELF REFRESH.
- 2. A0-A11 define the op-code written to the mode register.
- 3. A0-A11 provide row address, BA0 and BA1 determine which bank is made active.
- 4. A0–A8 provide column address; A10 HIGH enables the auto precharge feature (nonpersistent), while A10 LOW disables the auto precharge feature; BA0 and BA1 determine which bank is being read from or written to.
- 5. A10 LOW: BA0 and BA1 determine the bank being precharged. A10 HIGH: All banks precharged and BA0 and BA1 are "Don't Care."
- 6. This command is AUTO REFRESH if CKE is HIGH; SELF REFRESH if CKE is LOW.
- 7. Internal refresh counter controls row addressing; all inputs and I/Os are "Don't Care" except for CKE.
- 8. Activates or deactivates the DQs during WRITEs (zero-clock delay) and READs (two-clock delay). DQM0 controls DQ0–DQ7; DQM1 controls DQ8–DQ15; DQM2 controls DQ16–DQ23; and DQM3 controls DQ24–DQ31.

#### **COMMAND INHIBIT**

The COMMAND INHIBIT function prevents new commands from being executed by the SDRAM, regardless of whether the CLK signal is enabled. The SDRAM is effectively deselected. Operations already in progress are not affected.

#### **NO OPERATION (NOP)**

The NO OPERATION (NOP) command is used to perform a NOP to an SDRAM which is selected (CS# is LOW). This prevents unwanted commands from being registered during idle or wait states. Operations already in progress are not affected.

#### **LOAD MODE REGISTER**

The mode register is loaded via inputs A0–A11. See mode register in "Register Definition" on page 10. The LOAD MODE REGISTER command can only be issued when all banks are idle, and a subsequent executable command cannot be issued until <sup>t</sup>MRD is met.

#### **ACTIVE**

The ACTIVE command is used to open (or activate) a row in a particular bank for a subsequent access. The value on the BA0 and BA1 inputs selects the bank, and the address provided on inputs A0–A11 selects the row. This row remains active (or open) for accesses until a PRECHARGE command is issued to that bank. A PRECHARGE command must be issued before opening a different row in the same bank.



#### READ

The READ command is used to initiate a burst read access to an active row. The value on the BA0 and BA1 (B1) inputs selects the bank, and the address provided on inputs A0-A8 selects the starting column location. The value on input A10 determines whether or not auto precharge is used. If auto precharge is selected, the row being accessed will be precharged at the end of the READ burst; if auto precharge is not selected, the row will remain open for subsequent accesses. Read data appears on the DOs subject to the logic level on the DQM inputs two clocks earlier. If a given DQMx signal was registered HIGH, the corresponding DOs will be High-Z two clocks later; if the DQMx signal was registered LOW, the corresponding DQs will provide valid data. DQM0 corresponds to DQ0-DQ7, DQM1 corresponds to DQ8-DQ15, DQM2 corresponds to DQ16-DQ23, and DQM3 corresponds to DQ24-DQ31.

#### WRITE

The WRITE command is used to initiate a burst write access to an active row. The value on the BA0 and BA1 inputs selects the bank, and the address provided on inputs A0-A8 selects the starting column location. The value on input A10 determines whether or not auto precharge is used. If auto precharge is selected, the row being accessed will be precharged at the end of the WRITE burst; if auto precharge is not selected, the row will remain open for subsequent accesses. Input data appearing on the DQs is written to the memory array subject to the DQM input logic level appearing coincident with the data. If a given DQM signal is registered LOW, the corresponding data will be written to memory; if the DQM signal is registered HIGH, the corresponding data inputs will be ignored, and a WRITE will not be executed to that byte/column location.

#### **PRECHARGE**

The PRECHARGE command is used to deactivate the open row in a particular bank or the open row in all banks. The bank(s) will be available for a subsequent row access a specified time (<sup>t</sup>RP) after the PRECHARGE command is issued. Input A10 determines whether one or all banks are to be precharged, and in the case where only one bank is to be precharged, inputs BA0 and BA1 select the bank. Otherwise BA0 and BA1 are treated as "Don't Care." Once a bank has been precharged, it is in the idle state and must be activated prior to any READ or WRITE commands being issued to that bank.

#### **AUTO PRECHARGE**

Auto precharge is a feature which performs the same individual bank PRECHARGE function described above, without requiring an explicit command. This is accomplished by using A10 to enable auto precharge in conjunction with a specific READ or WRITE command. A PRECHARGE of the bank/row that is addressed with the READ or WRITE command is automatically performed upon completion of the READ or WRITE burst, except in the full-page burst mode, where auto precharge does not apply. Auto precharge is nonpersistent in that it is either enabled or disabled for each individual READ or WRITE command.

Auto precharge ensures that the precharge is initiated at the earliest valid stage within a burst. The user must not issue another command to the same bank until the precharge time (<sup>t</sup>RP) is completed. This is determined as if an explicit PRECHARGE command was issued at the earliest possible time, as described for each burst type in "Operations" on page 15.

#### **BURST TERMINATE**

The BURST TERMINATE command is used to truncate either fixed-length or full-page bursts. The most recently registered READ or WRITE command prior to the BURST TERMINATE command will be truncated, as shown in "Operations" on page 15.

#### **AUTO REFRESH**

AUTO REFRESH is used during normal operation of the SDRAM and is analogous to CAS#-BEFORE-RAS# (CBR) REFRESH in conventional DRAMs. This command is nonpersistent, so it must be issued each time a refresh is required.

The addressing is generated by the internal refresh controller. This makes the address bits "Don't Care" during an AUTO REFRESH command. The 256Mb SDRAM requires 4,096 AUTO REFRESH cycles every 64ms (<sup>t</sup>REF), regardless of width option. Providing a distributed AUTO REFRESH command every 15.625µs will meet the refresh requirement and ensure that each row is refreshed. Alternatively, 4,096 AUTO REFRESH commands can be issued in a burst at the minimum cycle rate (<sup>t</sup>RFC), once every 64ms.

#### **SELF REFRESH**

The SELF REFRESH command can be used to retain data in the SDRAM, even if the rest of the system is powered down. When in the self refresh mode, the SDRAM retains data without external clocking. The SELF REFRESH command is initiated like an AUTO REFRESH command except CKE is disabled (LOW).



Once the SELF REFRESH command is registered, all the inputs to the SDRAM become "Don't Care" with the exception of CKE, which must remain LOW.

Once self refresh mode is engaged, the SDRAM provides its own internal clocking, causing it to perform its own AUTO REFRESH cycles. The SDRAM must remain in self refresh mode for a minimum period equal to <sup>t</sup>RAS and may remain in self refresh mode for an indefinite period beyond that.

The procedure for exiting self refresh requires a sequence of commands. First, CLK must be stable (stable clock is defined as a signal cycling within timing constraints specified for the clock pin) prior to CKE going back HIGH. Once CKE is HIGH, the SDRAM must have NOP commands issued (a minimum of two clocks) for <sup>t</sup>XSR because time is required for the completion of any internal refresh in progress.

Upon exiting self refresh mode, AUTO REFRESH commands must be issued every 15.625µs or less as both SELF REFRESH and AUTO REFRESH utilize the row refresh counter.

# **Operations**

# **Bank/Row Activation**

Before any READ or WRITE commands can be issued to a bank within the SDRAM, a row in that bank must be "opened." This is accomplished via the ACTIVE command, which selects both the bank and the row to be activated. See Figure 6.

After opening a row (issuing an ACTIVE command), a READ or WRITE command may be issued to that row, subject to the <sup>t</sup>RCD specification. <sup>t</sup>RCD (MIN) should be divided by the clock period and rounded up to the next whole number to determine the earliest clock edge after the ACTIVE command on which a READ or WRITE command can be issued. For example, a <sup>t</sup>RCD specification of 20ns with a 143 MHz clock (7ns period) results in 2.5 clocks, rounded to three. This is reflected in Figure 7, which covers any case where 2 < <sup>t</sup>RCD (MIN)/<sup>t</sup>CK - 3. (The same procedure is used to convert other specification limits from time units to clock cycles.) A subsequent ACTIVE command to a different row in the same bank can only be issued after the previous active row has been closed (precharged). The minimum time interval between successive ACTIVE commands to the same bank is defined by <sup>t</sup>RC.

A subsequent ACTIVE command to another bank can be issued while the first bank is being accessed, which results in a reduction of total row-access overhead. The minimum time interval between successive ACTIVE commands to different banks is defined by <sup>t</sup>RRD.

Figure 6: Activating a Specific Row in a Specific Bank





Figure 7: Example: Meeting  ${}^{t}RCD$  (MIN) When 2 <  ${}^{t}RCD$  (MIN)/ ${}^{t}CK$  - 3



NOTE:

 ${}^{t}RCD (MIN) = 20ns, {}^{t}CK = 7ns$ 

 ${}^{t}RCD$  (MIN) x  ${}^{t}CK$  where x = number of clocks for equation to be true.



#### **READs**

READ bursts are initiated with a READ command, as shown in Figure 8.

The starting column and bank addresses are provided with the READ command, and auto precharge is either enabled or disabled for that burst access. If auto precharge is enabled, the row being accessed is precharged at the completion of the burst. For the generic READ commands used in the following illustrations, auto precharge is disabled.

During READ bursts, the valid data-out element from the starting column address will be available following the CAS latency after the READ command. Each subsequent data-out element will be valid by the next positive clock edge. Figure 9 shows general timing for each possible CAS latency setting.

Upon completion of a burst, assuming no other commands have been initiated, the DQs will go High-Z. A full-page burst will continue until terminated. (At the end of the page, it will wrap to column 0 and continue.) Data from any READ burst may be truncated with a subsequent READ command, and data from a fixed-length READ burst may be immediately followed by data from a READ command.

In either case, a continuous flow of data can be maintained. The first data element from the new burst follows either the last element of a completed burst or the last desired data element of a longer burst that is being truncated. The new READ command should be issued x cycles before the clock edge at which the last desired data element is valid, where x equals the CAS latency minus one. This is shown in Figure 10 for CAS latencies of one, two and three; data element n + 3 is either the last of a burst of four or the last desired of a longer burst. SDRAMs use a pipelined architecture and therefore does not require the 2n rule associated with a prefetch architecture. A READ command can be initiated on any clock cycle following a previous READ command. Full-speed random read accesses can be performed to the same bank, as shown in Figure 11, or each subsequent READ may be performed to a different bank.

# **Figure 8: READ Command**







Figure 9: CAS Latency










**Figure 10: Consecutive READ Bursts** 



#### NOTE:

Each READ command may be to either bank. DQM is LOW.

CLK COMMAND **ADDRESS** CL = 1 T0 Т1 T5 T2 Т3 ТΔ CLK COMMAND READ **ADDRESS** DO CL = 2 T0 T1 T2 T3 Т4 T5 Т6 CLK READ READ NOP COMMAND ADDRESS DQ

**Figure 11: Random READ Accesses** 

DON'T CARE

#### NOTE:


Each READ command may be to either bank. DQM is LOW.

Data from any READ burst may be truncated with a subsequent WRITE command, and data from a fixed-length READ burst may be immediately followed by data from a WRITE command (subject to bus turn-around limitations). The WRITE burst may be initiated on the clock edge immediately following the last (or last desired) data element from the READ burst, pro-

vided that I/O contention can be avoided. In a given system design, there may be a possibility that the device driving the input data will go Low-Z before the SDRAM DQs go High-Z. In this case, at least a single-cycle delay should occur between the last read data and the WRITE command.



# Figure 12: READ-to-WRITE




#### NOTE:

CL = 3 is used for illustration. The READ command may be to any bank, and the WRITE command may be to any bank. If a burst of one is used, then DQM is not required.

The DQM input is used to avoid I/O contention, as shown in Figures 12 and 13. DQM must be asserted (HIGH) at least two clocks prior to the WRITE command (DQM latency is two clocks for output buffers) to suppress data-out from the READ. Once the WRITE command is registered, the DQs will go High-Z (or remain High-Z), regardless of the state of the DQMs. The DQs remain High-Z, provided DQM was active on the clock just prior to the WRITE command that truncated the READ command. If not, the second WRITE will be an invalid WRITE. For example, if DQM was LOW during T4 (in Figure 13), then the WRITEs at T5 and T7 would be valid, while the WRITE at T6 would be invalid.

The DQM signal must be de-asserted prior to the WRITE command (DQM latency is zero clocks for input buffers) to ensure that the written data is not masked. Figure 12 shows the case where the clock frequency allows for bus contention to be avoided without adding a NOP cycle, and Figure 13 shows the case where the additional NOP is needed.

Figure 13: READ-to-WRITE with Extra Clock Cycle



#### NOTE:

CL = 3 is used for illustration. The READ command may be to any bank, and the WRITE command may be to any bank.

A fixed-length READ burst may be followed by, or truncated with, a PRECHARGE command to the same bank (provided that auto precharge was not activated), and a full-page burst may be truncated with a PRECHARGE command to the same bank. The PRECHARGE command should be issued x cycles before the clock edge at which the last desired data element is valid, where x equals the CAS latency minus one. This is shown in Figure 14 on page 20 for each possible CAS latency; data element n+3 is either the last of a burst of four or the last desired of a longer burst. Following the PRECHARGE command, a subsequent command to the same bank cannot be issued until  $^{\rm t}$ RP is met. Note that part of the row precharge time is hidden during the access of the last data element(s).


In the case of a fixed-length burst being executed to completion, a PRECHARGE command issued at the optimum time (as described above) provides the same operation that would result from the same fixed-length burst with auto precharge. The disadvantage of the PRECHARGE command is that it requires that the command and address buses be available at the appropriate time to issue the command; the advantage of the PRECHARGE command is that it can be used to truncate fixed-length or full-page bursts.





Full-page READ bursts can be truncated with the BURST TERMINATE command, and fixed-length READ bursts may be truncated with a BURST TERMINATE command, provided that auto precharge was not activated. The BURST TERMINATE command should be issued *x* cycles before the clock edge at

which the last desired data element is valid, where x equals the CAS latency minus one. This is shown in Figure 15 on page 21 for each possible CAS latency; data element n+3 is the last desired data element of a longer burst.

# Figure 14: READ-to-PRECHARGE







DON'T CARE

NOTE: DQM is LOW.






Figure 15: Terminating a READ Burst

NOTE:

DQM is LOW.

#### **WRITEs**

WRITE bursts are initiated with a WRITE command, as shown in Figure 16 on page 22.

The starting column and bank addresses are provided with the WRITE command, and auto precharge is either enabled or disabled for that access. If auto precharge is enabled, the row being accessed is precharged at the completion of the burst. For the generic WRITE commands used in the following illustrations, auto precharge is disabled.

During WRITE bursts, the first valid data-in element will be registered coincident with the WRITE command. Subsequent data elements will be registered on each successive positive clock edge. Upon completion of a fixed-length burst, assuming no other commands have been initiated, the DQs will remain High-Z and any additional input data will be ignored (see Figure 17 on page 22). A full-page burst will continue until terminated. (At the end of the page, it will wrap to column 0 and continue.) Data for any WRITE burst may be truncated with a subsequent WRITE command, and data



for a fixed-length WRITE burst may be immediately followed by data for a WRITE command. The new WRITE command can be issued on any clock following the previous WRITE command, and the data provided coincident with the new command applies to the new command. An example is shown in Figure 18. Data n + 1 is either the last of a burst of two or the last desired of a longer burst. This 256Mb SDRAM uses a pipelined

architecture and therefore does not require the 2n rule associated with a prefetch architecture. A WRITE command can be initiated on any clock cycle following a previous WRITE command. Full-speed random write accesses within a page can be performed to the same bank, as shown in Figure 19 on page 23, or each subsequent WRITE may be performed to a different bank.

**Figure 16: WRITE Command** 






Figure 17: WRITE Burst



NOTE:

BL = 2. DQM is LOW.

Figure 18: WRITE to WRITE



NOTE:

DQM is LOW. Each WRITE command may be to any bank.



Data for any WRITE burst may be truncated with a subsequent READ command, and data for a fixed-length WRITE burst may be immediately followed by a READ command. Once the READ command is registered, the data inputs will be ignored, and WRITEs will not be executed. An example is shown in Figure 20. Data n+1 is either the last of a burst of two or the last desired of a longer burst.


Data for a fixed-length WRITE burst may be followed by, or truncated with, a PRECHARGE command to the same bank (provided that auto precharge was not activated), and a full-page WRITE burst may be truncated with a PRECHARGE command to the same bank. The PRECHARGE command should be issued <sup>t</sup>WR after the clock edge at which the last desired input data element is registered. The two-clock write-back requires at least one clock plus time, regardless of frequency, in auto precharge mode.

In addition, when truncating a WRITE burst, the DQM signal must be used to mask input data for the clock edge prior to, and the clock edge coincident with, the PRECHARGE command. An example is shown in Figure 21 on page 24. Data n + 1 is either the last of a burst of two or the last desired of a longer burst. Following the PRECHARGE command, a subsequent command to the same bank cannot be issued until <sup>t</sup>RP is met. The precharge will actually begin coincident with the clock-edge (T2 in Figure 21) on a one-clock <sup>t</sup>WR and sometime between the first and second clock on a two-clock <sup>t</sup>WR (between T2 and T3 in Figure 21.) In the case of a fixed-length burst being executed to completion, a PRECHARGE command issued at the optimum time (as described above) provides the same operation that would result from the same fixed-length burst with auto precharge. The disadvantage of the PRECHARGE command is that it requires that the command and address buses be available at the appropriate time to issue the command; the advantage of the PRECHARGE command is that it can be used to truncate fixed-length or full-page bursts.

Fixed-length or full-page WRITE bursts can be truncated with the BURST TERMINATE command. When truncating a WRITE burst, the input data applied coincident with the BURST TERMINATE command will be

ignored. The last data written (provided that DQM is LOW at that time) will be the input data applied one clock previous to the BURST TERMINATE command. This is shown in Figure 22, where data n is the last desired data element of a longer burst.


**Figure 19: Random WRITE Cycles** 



#### NOTE:

Each WRITE command may be to any bank. DQM is LOW.

# Figure 20: WRITE to READ




#### NOTE:

The WRITE command may be to any bank, and the READ command may be to any bank. DQM is LOW. CL = 2 for illustration.



### Figure 21: WRITE to PRECHARGE




DON'T CARE

#### NOTE:

DQM could remain LOW in this example if the WRITE burst is a fixed length of two.

# Figure 22: Terminating a WRITE Burst



DON'T CARE


NOTE:

DQM is LOW.

#### **PRECHARGE**

The PRECHARGE command (Figure 23) is used to deactivate the open row in a particular bank or the open row in all banks. The bank(s) will be available for a subsequent row access some specified time (<sup>t</sup>RP) after the PRECHARGE command is issued. Input A10 determines whether one or all banks are to be precharged, and in the case where only one bank is to be precharged, inputs BA0 and BA1 select the bank. When all banks are to be precharged, inputs BA0 and BA1 are treated as "Don't Care." Once a bank has been precharged, it is in the idle state and must be activated prior to any READ or WRITE commands being issued to that bank.

Figure 23: PRECHARGE Command




#### **POWER-DOWN**

clock edge (meeting <sup>t</sup>CKS).

Power-down occurs if CKE is registered LOW coincident with a NOP or COMMAND INHIBIT when no accesses are in progress (see Figure 24). If power-down occurs when all banks are idle, this mode is referred to as precharge power-down; if power-down occurs when there is a row active in either bank, this mode is referred to as active power-down. Entering power-down deactivates the input and output buffers, excluding CKE, for maximum power savings while in standby. The device may not remain in the power-down state longer than the refresh period (64ms) since no REFRESH operations are performed in this mode. The power-down state is exited by registering a NOP or COMMAND INHIBIT and CKE HIGH at the desired



# Figure 24: Power-Down




#### **CLOCK SUSPEND**

The clock suspend mode occurs when a column access/burst is in progress and CKE is registered LOW. In the clock suspend mode, the internal clock is deactivated, freezing the synchronous logic.

For each positive clock edge on which CKE is sampled LOW, the next internal positive clock edge is suspended. Any command or data present on the input pins at the time of a suspended internal clock edge is ignored. Any data present on the DQ pins remains driven. Also, burst counters are not incremented, as long as the clock is suspended. (See examples in Figures 25 and 26.)

Clock suspend mode is exited by registering CKE HIGH; the internal clock and related operation will resume on the subsequent positive clock edge.


Figure 25: CLOCK SUSPEND During WRITE Burst



#### NOTE:

For this example, BL = 4 or greater, and DM is LOW.

Figure 26: CLOCK SUSPEND During READ Burst



NOTE:

For this example, CL = 2, BL = 4 or greater, and DQM is LOW.

#### **BURST READ/SINGLE WRITE**

The burst read/single write mode is entered by programming the write burst mode bit (M9) in the mode register to a logic "1." In this mode, all WRITE commands result in the access of a single column location (burst of one), regardless of the programmed burst length. READ commands access columns according to the programmed burst length and sequence, just as in the normal mode of operation (M9 = 0).


#### **CONCURRENT AUTO PRECHARGE**

An access command to (READ or WRITE) another bank while an access command with auto precharge enabled is executing is not allowed by SDRAMs, unless the SDRAM supports CONCURRENT AUTO PRECHARGE. Micron SDRAMs support CONCURRENT AUTO PRECHARGE. Four cases where CONCURRENT AUTO PRECHARGE occurs are defined below.

#### **READ with AUTO PRECHARGE**

- 1. Interrupted by a READ (with or without auto precharge): A READ to bank m will interrupt a READ on bank n, CAS latency later. The PRECHARGE to bank n will begin when the READ to bank m is registered (Figure 27).
- 2. Interrupted by a WRITE (with or without auto precharge): A WRITE to bank m will interrupt a READ on bank n when registered. DQM should be used two clocks prior to the WRITE command to prevent bus contention. The PRECHARGE to bank n will begin when the WRITE to bank m is registered (Figure 28).


Figure 27: READ With Auto Precharge Interrupted by a READ



NOTE:

DQM is LOW.

Figure 28: READ With Auto Precharge Interrupted by a WRITE



NOTE:


DQM is HIGH at T2 to prevent DOUT - a + 1 from contending with DIN - d at T4.

#### **WRITE with AUTO PRECHARGE**

3. Interrupted by a READ (with or without auto precharge): A READ to bank m will interrupt a WRITE on bank n when registered, with the data-out appearing CAS latency later. The PRECHARGE to bank n will begin after  ${}^{t}WR$  is met, where  ${}^{t}WR$  begins when the READ to bank m is registered. The last valid WRITE to bank n will be data-in registered one clock prior to the READ to bank m (Figure 29).

4. Interrupted by a WRITE (with or without auto precharge): A WRITE to bank m will interrupt a WRITE on bank n when registered. The PRECHARGE to bank n will begin after  ${}^{t}WR$  is met, where  ${}^{t}WR$  begins when the WRITE to bank m is registered. The last valid data WRITE to bank n will be data registered one clock prior to a WRITE to bank m (Figure 30).


Figure 29: WRITE With Auto Precharge Interrupted by a READ



DON'T CARE

NOTE: DQM is LOW.

Figure 30: WRITE With Auto Precharge Interrupted by a WRITE



NOTE:

DQM is LOW.



# **Table 7: Truth Table 2 - CKE**

Notes 1-4

CKE <sub>n-1</sub>	CKE <sub>n</sub>	CURRENT STATE	COMMAND <sub>n</sub>	ACTION <sub>n</sub>	NOTES
L	L	Power-Down	Х	Maintain Power-Down	
		Self Refresh	Х	Maintain Self Refresh	
		Clock Suspend	Х	Maintain Clock Suspend	
L	Н	Power-Down	COMMAND INHIBIT or NOP	Exit Power-Down	5
		Self Refresh	COMMAND INHIBIT or NOP	Exit Self Refresh	6
		Clock Suspend	Х	Exit Clock Suspend	7
Н	L	All Banks Idle	COMMAND INHIBIT or NOP	Power-Down Entry	
		All Banks Idle	AUTO REFRESH	Self Refresh Entry	
		Reading or Writing	VALID	Clock Suspend Entry	
Н	Н		See Truth Table 3		

#### NOTE:

- 1.  $CKE_n$  is the logic state of CKE at clock edge n;  $CKE_{n-1}$  was the state of CKE at the previous clock edge.
- 2. Current state is the state of the SDRAM immediately prior to clock edge n.
- 3. COMMAND<sub>n</sub> is the command registered at clock edge n, and ACTION<sub>n</sub> is a result of COMMAND<sub>n</sub>.
- 4. All states and sequences not shown are illegal or reserved.
- 5. Exiting power-down at clock edge n will put the device in the all banks idle state in time for clock edge n + 1 (provided that <sup>t</sup>CKS is met).
- 6. Exiting self refresh at clock edge *n* will put the device in the all banks idle state once <sup>t</sup>XSR is met. COMMAND INHIBIT or NOP commands should be issued on any clock edges occurring during the <sup>t</sup>XSR period. A minimum of two NOP commands must be provided during <sup>t</sup>XSR period.
- 7. After exiting clock suspend at clock edge n, the device will resume operation and recognize the next command at clock edge n + 1.



#### Truth Table 3 – Current State Bank n, Command To Bank n

Notes 1-11; notes appear below and on next page

CURRENT STATE	CS#	RAS#	CAS#	WE#	COMMAND (ACTION)	NOTES
Any	Н	Х	Х	Х	COMMAND INHIBIT (NOP/Continue previous operation)	
	L	Н	Н	Н	NO OPERATION (NOP/Continue previous operation)	
Idle	L	L	Н	Н	ACTIVE (Select and activate row)	
	L	L	L	Н	AUTO REFRESH	7
	L	L	L	L	LOAD MODE REGISTER	7
	L	L	Н	L	PRECHARGE	11
Row Active	L	Н	L	Н	READ (Select column and start READ burst)	10
	L	Н	L	L	WRITE (Select column and start WRITE burst)	10
	L	L	Н	L	PRECHARGE (Deactivate row in bank or banks)	8
Read	L	Н	L	Н	READ (Select column and start new READ burst)	10
(Auto Precharge	L	Н	L	L	WRITE (Select column and start WRITE burst)	10
Disabled)	L	L	Н	L	PRECHARGE (Truncate READ burst, start PRECHARGE)	8
	L	Н	Н	L	BURST TERMINATE	9
Write	L	Н	L	Н	READ (Select column and start READ burst)	10
(Auto Precharge	L	Н	L	L	WRITE (Select column and start new WRITE burst)	10
Disabled)	L	L	Н	L	PRECHARGE (Truncate WRITE burst, start PRECHARGE)	8
	L	Н	Н	L	BURST TERMINATE	9

#### NOTE:

- 1. This table applies when  $CKE_{n-1}$  was HIGH and  $CKE_n$  is HIGH (see Table 7) and after <sup>t</sup>XSR has been met (if the previous state was self refresh).
- 2. This table is bank-specific, except where noted: i.e., the current state is for a specific bank and the commands shown are those allowed to be issued to that bank when in that state. Exceptions are covered in the notes below.
- 3. Current state definitions:

Idle: The bank has been precharged, and <sup>t</sup>RP has been met.

Row Active: A row in the bank has been activated, and <sup>t</sup>RCD has been met. No data bursts/

accesses and no register accesses are in progress.

A READ burst has been initiated, with auto precharge disabled, and has not yet Read:

terminated or been terminated.

Write: A WRITE burst has been initiated, with auto precharge disabled, and has not yet

terminated or been terminated.

4. The following states must not be interrupted by a command issued to the same bank. COMMAND INHIBIT or NOP commands, or allowable commands to the other bank should be issued on any clock edge occurring during these states. Allowable commands to the other bank are determined by its current state and Table 7, and according to Table 9.

> Precharging: Starts with registration of a PRECHARGE command and ends when <sup>t</sup>RP is met.

> > Once <sup>t</sup>RP is met, the bank will be in the idle state.

Row activating: Starts with registration of an ACTIVE command and ends when <sup>t</sup>RCD is met. Once

<sup>t</sup>RCD is met, the bank will be in the row active state.

Read with auto precharge

enabled: Starts with registration of a READ command with auto precharge enabled and ends

when <sup>t</sup>RP has been met. Once <sup>t</sup>RP is met, the bank will be in the idle state.

Write with auto precharge

enabled:

Starts with registration of a WRITE command with auto precharge enabled and

ends when <sup>t</sup>RP has been met. Once <sup>t</sup>RP is met, the bank will be in the idle state.



5. The following states must not be interrupted by any executable command; COMMAND INHIBIT or NOP commands must be applied on each positive clock edge during these states.

Refreshing: Starts with registration of an AUTO REFRESH command and ends when <sup>t</sup>RC is met.

Once <sup>t</sup>RC is met, the SDRAM will be in the all banks idle state.

Accessing mode

register: Starts with registration of a LOAD MODE REGISTER command and ends when <sup>t</sup>MRD

has been met. Once <sup>t</sup>MRD is met, the SDRAM will be in the all banks idle state.

Precharging all: Starts with registration of a PRECHARGE ALL command and ends when <sup>t</sup>RP is met.

Once <sup>t</sup>RP is met, all banks will be in the idle state.

- 6. All states and sequences not shown are illegal or reserved.
- 7. Not bank-specific; requires that all banks are idle.
- 8. May or may not be bank-specific; if all banks are to be precharged, all must be in a valid state for precharging.
- 9. Not bank-specific; BURST TERMINATE affects the most recent READ or WRITE burst, regardless of bank.
- 10. READs or WRITEs listed under Command (Action) include READs or WRITEs with auto precharge enabled and READs or WRITEs with auto precharge disabled.
- 11. Does not affect the state of the bank and acts as a NOP to that bank.



#### Table 9: Truth Table 4 – Current State Bank n, Command To Bank m

Notes 1-17; notes appear below and on next page

<b>CURRENT STATE</b>	CS#	RAS#	CAS#	WE#	COMMAND (ACTION)	NOTES
Any	Н	Х	Х	Х	COMMAND INHIBIT (NOP/Continue previous operation)	
	L	Н	Н	Н	NO OPERATION (NOP/Continue previous operation)	
Idle	Х	Х	Х	Χ	Any Command Otherwise Allowed to Bank m	
Row Activating,	L	L	Н	Н	ACTIVE (Select and activate row)	
Active, or Precharging	L	Н	L	Н	READ (Select column and start READ burst)	7
	L	Н	L	L	WRITE (Select column and start WRITE burst)	7
	L	L	Н	L	PRECHARGE	
Read	L	L	Н	Н	ACTIVE (Select and activate row)	
(Auto Precharge	L	Н	L	Н	READ (Select column and start new READ burst)	7, 10
Disabled)	L	Н	L	L	WRITE (Select column and start WRITE burst)	7, 11
	L	L	Н	L	PRECHARGE	9
Write	L	L	Н	Н	ACTIVE (Select and activate row)	
(Auto Precharge	L	Н	L	Н	READ (Select column and start READ burst)	7, 12
Disabled)	L	Н	L	L	WRITE (Select column and start new WRITE burst)	7, 13
	L	L	Н	L	PRECHARGE	9
Read	L	L	Н	Н	ACTIVE (Select and activate row)	
(With Auto Precharge)	L	Н	L	Н	READ (Select column and start new READ burst)	7, 8, 14
	L	Н	L	L	WRITE (Select column and start WRITE burst)	7, 8, 15
	L	L	Н	L	PRECHARGE	9
Write	L	L	Н	Н	ACTIVE (Select and activate row)	
(With Auto Precharge)	L	Н	L	Н	READ (Select column and start READ burst)	7, 8, 16
	L	Н	L	L	WRITE (Select column and start new WRITE burst)	7, 8, 17
	L	L	Н	L	PRECHARGE	9

#### NOTE:

- 1. This table applies when  $CKE_{n-1}$  was HIGH and  $CKE_n$  is HIGH (see Table 7) and after <sup>t</sup>XSR has been met (if the previous state was self refresh).
- 2. This table describes alternate bank operation, except where noted; i.e., the current state is for bank *n* and the commands shown are those allowed to be issued to bank *m* (assuming that bank *m* is in such a state that the given command is allowable). Exceptions are covered in the notes below.
- 3. Current state definitions:

Idle: The bank has been precharged, and <sup>t</sup>RP has been met.

Row Active: A row in the bank has been activated, and <sup>t</sup>RCD has been met. No data bursts/

accesses and no regster accesses are in progress.

Read: A READ burst has been initiated, with auto precharge disabled, and has not yet ter

minated or been terminated.

Write: A WRITE burst has been initiated, with auto precharge disabled, and has not yet

terminated or been terminated.

Read with auto precharge

enabled: Starts with registration of a READ command with auto precharge enabled, and

ends when <sup>t</sup>RP has been met. Once <sup>t</sup>RP is met, the bank will be in the idle state.

- 4. AUTO REFRESH, SELF REFRESH, and LOAD MODE REGISTER commands may only be issued when all banks are idle.
- 5. A BURST TERMINATE command cannot be issued to another bank; it applies to the bank represented by the current state only.
- 6. All states and sequences not shown are illegal or reserved.



- 7. READs or WRITEs to bank *m* listed under Command (Action) include READs or WRITEs with auto precharge enabled and READs or WRITEs with auto precharge disabled.
- 8. CONCURRENT AUTO PRECHARGE: Bank *n* will initiate the auto precharge command when its burst has been interrupted by bank *m*'s burst.
- 9. Burst in bank *n* continues as initiated.
- 10. For a READ without auto precharge interrupted by a READ (with or without auto precharge), the READ to bank *m* will interrupt the READ on bank *n*, CAS latency later (Figure 9).
- 11. For a READ without auto precharge interrupted by a WRITE (with or without auto precharge), the WRITE to bank *m* will interrupt the READ on bank *n* when registered (Figures 12 and 13). DQM should be used one clock prior to the WRITE command to prevent bus contention.
- 12. For a WRITE without auto precharge interrupted by a READ (with or without auto precharge), the READ to bank m will interrupt the WRITE on bank n when registered (Figure 20), with the data-out appearing CAS latency later. The last valid WRITE to bank n will be data-in registered one clock prior to the READ to bank m.
- 13. For a WRITE without auto precharge interrupted by a WRITE (with or without auto precharge), the WRITE to bank m will interrupt the WRITE on bank n when registered (Figure 18). The last valid WRITE to bank n will be data-in registered one clock prior to the READ to bank m.
- 14. For a READ with auto precharge interrupted by a READ (with or without auto precharge), the READ to bank *m* will interrupt the READ on bank *n*, CAS latency later. The PRECHARGE to bank *n* will begin when the READ to bank *m* is registered (Figure 24).
- 15. For a READ with auto precharge interrupted by a WRITE (with or without auto precharge), the WRITE to bank *m* will interrupt the READ on bank *n* when registered. DQM should be used two clocks prior to the WRITE command to prevent bus contention. The PRECHARGE to bank *n* will begin when the WRITE to bank *m* is registered (Figure 28).
- 16. For a WRITE with auto precharge interrupted by a READ (with or without auto precharge), the READ to bank *m* will interrupt the WRITE on bank *n* when registered, with the data-out appearing CAS latency later. The PRECHARGE to bank *n* will begin after <sup>t</sup>WR is met, where <sup>t</sup>WR begins when the READ to bank *m* is registered. The last valid WRITE to bank *n* will be data-in registered one clock prior to the READ to bank *m* (Figure 29).
- 17. For a WRITE with auto precharge interrupted by a WRITE (with or without auto precharge), the WRITE to bank m will interrupt the WRITE on bank n when registered. The PRECHARGE to bank n will begin after <sup>t</sup>WR is met, where <sup>t</sup>WR begins when the WRITE to bank m is registered. The last valid WRITE to bank n will be data registered one clock prior to the WRITE to bank m (Figure 30).



# **Absolute Maximum Ratings**

Stresses greater than those listed may cause permanent damage to the device. This is a stress rating only, and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.

Voltage on VDD, VDDQ Supply	
Relative to VSS1V to +	4.6V
Voltage on Inputs, NC or I/O Pins	
Relative to VSS1V to +	4.6V
Operating Temperature, $T_A \dots 0^{\circ}C$ to +	70°C
Storage Temperature (plastic)55°C to +15	50°C
Power Dissipation	. 1W
Operating Temperature, $T_A$ (IT)40°C to +8	35°C

# **Table 10: DC Electrical Characteristics and Operating Conditions**

Notes 1, 6; notes appear on page 37 VDD, VDDQ =  $+3.3V \pm 0.3V$ 

PARAMETER/CONDITION	SYMBOL	MIN	MAX	UNITS	NOTES
Supply Voltage	VDD, VDDQ	3	3.6	V	
Input High Voltage: Logic 1; All inputs	ViH	2	VDDQ + 0.3	V	22
Input Low Voltage: Logic 0; All inputs	VIL	-0.3	0.8	V	22
Input Leakage Current: Any input $0V \le VIN \le VDD$ (All other pins not under test = $0V$ )	lı .	-5	5	μΑ	
Output Leakage Current: DQs are disabled; 0V ≤ Vout ≤ VDDQ	loz	-5	5	μΑ	
Output Levels:	Vон	2.4	-	V	
Output High Voltage (IOUT = -4mA) Output Low Voltage (IOUT = 4mA)	Vol	_	0.4	V	

# **Table 11: Capacitance**

Note 2

PARAMETER	SYMBOL	MIN	MAX	UNITS
Input Capacitance: CLK	C <sub>1</sub> 1	2.5	4.0	pF
Input Capacitance: All other input-only pins	Cı2	2.5	4.5	pF
Input/Output Capacitance: DQs	Сю	4.0	6.5	pF



**Table 12: Electrical Characteristics and Recommended AC Operating Conditions Notes appear on page 37** 

			-	6	-	7		
PARAMETER	PARAMETER		MIN	MAX	MIN	MAX	UNITS	NOTES
Access time from CLK	CL = 3	<sup>t</sup> AC (3)		5.5		6	ns	
(positive edge)	CL = 2	<sup>t</sup> AC (2)		7.5		8	ns	
	CL = 1	<sup>t</sup> AC (1)		17		17	ns	
Address hold time		<sup>t</sup> AH	1		1		ns	
Address setup time		<sup>t</sup> AS	1.5		2		ns	
CLK high-level width		<sup>t</sup> CH	2.5		2.75		ns	
CLK low-level width		<sup>t</sup> CL	2.5		2.75		ns	
Clock cycle time	CL = 3	<sup>t</sup> CK (3)	6		7		ns	23
	CL = 2	<sup>t</sup> CK (2)	10		10		ns	23
	CL = 1	<sup>t</sup> CK (1)	20		20		ns	23
CKE hold time		<sup>t</sup> CKH	1		1		ns	
CKE setup time		<sup>t</sup> CKS	1.5		2		ns	
CS#, RAS#, CAS#, WE#, DQM hold time		<sup>t</sup> CMH	1		1		ns	
CS#, RAS#, CAS#, WE#, DQM setup time		<sup>t</sup> CMS	1.5		2		ns	
Data-in hold time		<sup>t</sup> DH	1		1		ns	
Data-in setup time		<sup>t</sup> DS	1.5		2		ns	
Data-out High-Z time	CL=3	<sup>t</sup> HZ (3)		5.5		6	ns	10
	CL = 2	<sup>t</sup> HZ (2)		7.5		8	ns	10
	CL = 1	<sup>t</sup> HZ (1)		17		17	ns	10
Data-out Low-Z time		<sup>t</sup> LZ	1		1		ns	
Data-out hold time		<sup>t</sup> OH	2		2.5		ns	
ACTIVE to PRECHARGE command		<sup>t</sup> RAS	42	120K	42	120K	ns	
ACTIVE to ACTIVE command period		<sup>t</sup> RC	60		70		ns	
AUTO REFRESH period		<sup>t</sup> RFC	60		70		ns	
ACTIVE to READ or WRITE delay		<sup>t</sup> RCD	18		20		ns	
Refresh period (4,096 rows)		<sup>t</sup> REF		64		64	ms	
PRECHARGE command period		<sup>t</sup> RP	18		20		ns	
ACTIVE bank a to ACTIVE bank b comma	nd	<sup>t</sup> RRD	12		14		ns	25
Transition time		<sup>t</sup> T	0.3	1.2	0.3	1.2	ns	7
WRITE recovery time		<sup>t</sup> WR	1 CLK+		1 CLK+		<sup>t</sup> CK	24
			6ns		7ns			
			12ns		14ns		ns	27
Exit SELF REFRESH to ACTIVE command		<sup>t</sup> XSR	70		70		ns	20



# **Table 13: AC Functional Characteristics**

Notes appear on page 37

PARAMETER			-6	-7	UNITS	NOTES
READ/WRITE command to READ/WRITE command			1	1	<sup>t</sup> CK	17
CKE to clock disable or power-down entry mode		<sup>t</sup> CKED	1	1	<sup>t</sup> CK	14
CKE to clock enable or power-down exit setup mode		<sup>t</sup> PED	1	1	<sup>t</sup> CK	14
DQM to input data delay		<sup>t</sup> DQD	0	0	<sup>t</sup> CK	17
DQM to data mask during WRITEs		<sup>t</sup> DQM	0	0	<sup>t</sup> CK	17
DQM to data High-Z during READs		<sup>t</sup> DQZ	2	2	<sup>t</sup> CK	17
WRITE command to input data delay		<sup>t</sup> DWD	0	0	<sup>t</sup> CK	17
Data-into ACTIVE command	CL = 3	tDAL (3)	5	5	<sup>t</sup> CK	15, 21
	CL = 2	<sup>t</sup> DAL (2)	4	4	<sup>t</sup> CK	15, 21
	CL = 1	tDAL (1)	3	3	<sup>t</sup> CK	15, 21
Data-into PRECHARGE command		<sup>t</sup> DPL	2	2	<sup>t</sup> CK	16, 21
Last data-in to burst STOP command		<sup>t</sup> BDL	1	1	<sup>t</sup> CK	17
Last data-in to new READ/WRITE command		<sup>t</sup> CDL	1	1	<sup>t</sup> CK	17
Last data-in to PRECHARGE command		<sup>t</sup> RDL	2	2	<sup>t</sup> CK	16, 21
LOAD MODE REGISTER command to ACTIVE or REFRESH cor	<sup>t</sup> MRD	2	2	<sup>t</sup> CK	26	
Data-out to High-Z from PRECHARGE command	CL = 3	tROH (3)	3	3	<sup>t</sup> CK	17
	CL = 2	<sup>t</sup> ROH (2)	2	2	<sup>t</sup> CK	17
	CL = 1	<sup>t</sup> ROH (1)	1	1	<sup>t</sup> CK	17




# **Table 14: IDD Specifications and Conditions** Notes appear on page 37 (VDD, VDDQ = +3.3V ±0.3V)

			MAX			
PARAMETER/CONDITION	SYMBOL	-6	-7	UNITS	NOTES	
Operating Current: Active Mode; Burst = 2; READ of	or WRITE;	IDD1	210	190	mA	3, 18, 19, 26
${}^{t}RC = {}^{t}RC \text{ (MIN), } CL = 3$						
Standby Current: Power-Down Mode; All banks idle; CKE = LOW			1.2	1.2	mA	
Standby Current: Active Mode; CKE = HIGH; CS# =	HIGH;	IDD3	40	40	mA	3, 12, 19, 26
All banks active after <sup>t</sup> RCD met; No accesses in pro-	gress					
Operating Current: Burst Mode; Continuous burst; READ or WRITE; All banks active, half DQs toggling every cycle, CL = 3			165	145	mA	3, 18, 19, 26
Auto Refresh Current CKE = HIGH; CS# = HIGH	<sup>t</sup> RFC = <sup>t</sup> RFC (MIN)	IDD5	335	295	mA	3, 12, 18, 19, 26
SELF REFRESH current: CKE < 0.2V		IDD6	2	2	mA	4



#### **Notes**

- 1. All voltages referenced to Vss.
- 2. This parameter is sampled. VDD, VDDQ = +3.3V; f = 1 MHz,  $T_A = 25$ °C; pin under test biased at 1.4V. AC can range from 0pF to 6pF.
- 3. IDD is dependent on output loading and cycle rates. Specified values are obtained with minimum cycle time and the outputs open.
- 4. Enables on-chip refresh and address counters.
- 5. The minimum specifications are used only to indicate cycle time at which proper operation over the full temperature range (0°C  $\leq$   $T_A \leq$  +70°C and -40°C  $\leq$   $T_A \leq$  +85°C for IT parts) is ensured.
- 6. An initial pause of 100µs is required after power-up, followed by two AUTO REFRESH commands, before proper device operation is ensured. (VDD and VDDQ must be powered up simultaneously. Vss and VssQ must be at same potential.) The two AUTO REFRESH command wake-ups should be repeated any time the <sup>t</sup>REF refresh requirement is exceeded.
- 7. AC characteristics assume  ${}^{t}T = 1$ ns.
- 8. In addition to meeting the transition rate specification, the clock and CKE must transit between VIH and VIL (or between VIL and VIH) in a monotonic manner.



- 9. Outputs measured at 1.5V with equivalent load:
- 10. <sup>t</sup>HZ defines the time at which the output achieves the open circuit condition; it is not a reference to VOH or VOL. The last valid data element will meet <sup>t</sup>OH before going High-Z.
- 11. AC timing and IDD tests have VIL = .25 and VIH = 2.75, with timing referenced to 1.5V crossover point.


- 12. Other input signals are allowed to transition no more than once in any two-clock period and are otherwise at valid VIH or VIL levels.
- 13. IDD specifications are tested after the device is properly initialized.
- 14. Timing actually specified by <sup>t</sup>CKS; clock(s) specified as a reference only at minimum cycle rate.
- 15. Timing actually specified by <sup>t</sup>WR plus <sup>t</sup>RP; clock(s) specified as a reference only at minimum cycle rate.
- 16. Timing actually specified by <sup>t</sup>WR.
- 17. Required clocks are specified by JEDEC functionality and are not dependent on any timing parameter.
- 18. The IDD current will decrease as CL is reduced. This is due to the fact that the maximum cycle rate is slower as CL is reduced.
- 19. Address transitions average one transition every two clocks.
- 20. CLK must be toggled a minimum of two times during this period.
- 21. Based on  ${}^{t}CK = 143 \text{ MHz}$  for -7; 166 MHz for -6.
- 22. VIH overshoot: VIH (MAX) = VDDQ + 1.2V for a pulse width ≤ 3ns, and the pulse width cannot be greater than one third of the cycle rate. VIL undershoot: VIL (MIN) = -1.2V for a pulse width ≤ 3ns, and the pulse width cannot be greater than one third of the cycle rate.
- 23. The clock frequency must remain constant during access or precharge states (READ, WRITE, including <sup>t</sup>WR and PRECHARGE commands). CKE may be used to reduce the data rate.
- 24. Auto precharge mode only.
- 25. JEDEC and PC100 specify three clocks.
- 26.  ${}^{t}CK = 7 \text{ns for } -7$ ; 6ns for -6.

37

27. Check factory for availability of specially screened devices having <sup>t</sup>WR = 10ns. <sup>t</sup>WR = 1 <sup>t</sup>CK for 100 MHz and slower (<sup>t</sup>CK = 10ns and higher) in manual precharge.



Figure 31: Initialize and Load Mode Register



- 1. The mode register may be loaded prior to the AUTO REFRESH cycles if desired.
- 2. Outputs are guaranteed High-Z after command is issued.


T0 T1 Tn + 1 Tn + 2 <sup>t</sup>CK CLK tCKS tÇKS tCKH <sup>t</sup>CMH COMMAND ACTIVE NOP ROW BANK High-Z DQ Two clock cycles Input buffers gated off while in power-down mode Precharge all All banks idle, enter All banks idle active banks power-down mode Exit power-down mode DON'T CARE UNDEFINED

Figure 32: Power-Down Mode

Violating refresh requirements during power-down may result in a loss of data.




# Figure 33: Clock Suspend Mode



- 1. For this example, BL = 2, CL = 3, and auto precharge is disabled.
- 2. A9 and A11 = "Don't Care."




# Figure 34: Auto Refresh Mode





# Figure 35: Self Refresh Mode







Figure 36: Single Read - Without Auto Precharge

- 1. For this example, BL = 1, CL = 2, and the READ burst is followed by a manual PRECHARGE.
- 2. A9 and A11 = "Don't Care."




# Figure 37: Read - Without Auto Precharge



- 1. For this example, BL = 4, CL = 2, and the READ burst is followed by a manual PRECHARGE.
- 2. A9 and A11 = "Don't Care."




Figure 38: Read - With Auto Precharge




- 1. For this example, BL = 4 and CL = 2.
- 2. A9 and A11 = "Don't Care."






- 1. For this example, BL = 4 and CL = 2.
- 2. A9 and A11 = "Don't Care."








- 1. For this example, CL = 2.
- 2. A9 and A11 = "Don't Care."
- 3. Page left open; no <sup>t</sup>RP.






- 1. For this example, CL = 2.
- 2. A9 and A11 = "Don't Care."




# Figure 42: Single Write



- 1. For this example, BL = 1, and the WRITE burst is followed by a manual PRECHARGE.
- 2. <sup>t</sup>WR is required between <DIN *m*> and the PRECHARGE command, regardless of frequency.
- 3. A9 and A11 = "Don't Care."




# Figure 43: Write - Without Auto Precharge



- 1. For this example, BL = 4, and the WRITE burst is followed by a manual PRECHARGE.
- 2. Faster frequencies require two clocks (when  ${}^{t}WR > {}^{t}CK$ ).
- 3. A9 and A11 = "Don't Care."
- 4. tWR of one CLK available if running 100 MHz or slower. Check factory for availability.






- 1. For this example, BL = 4.
- 2. Faster frequencies require two clocks (when <sup>t</sup>WR > <sup>t</sup>CK).
- 3. A9 and A11 = "Don't Care."




# Figure 45: Alternating Bank Write Accesses




- 1. For this example, BL = 4.
- 2. Faster frequencies require two clocks (when  ${}^{t}WR > {}^{t}CK$ ).
- 3. A9 and A11 = "Don't Care."






- 1. A9 and A11 = "Don't Care."
- 2. <sup>t</sup>WR must be satisfied prior to PRECHARGE command.
- 3. Page left open; no <sup>t</sup>RP.









- 1. For this example, BL = 4.
- 2. A9 and A11 = "Don't Care."








- 1. All dimensions in millimeters.
- 2. Package width and length do not include mold protrusion; allowable mold protrusion is 0.25mm per side.



# Figure 49: 90-Ball FBGA (8mm x 13mm)



### NOTE:

- 1. All dimensions in millimeters.
- 2. Recommended pad size for PCB is 0.4mm ±0.03mm.



8000 S. Federal Way, P.O. Box 6, Boise, ID 83707-0006, Tel: 208-368-3900
E-mail: prodmktg@micron.com, Internet: http://www.micron.com, Customer Comment Line: 800-932-4992
Micron, the M logo, and the Micron logo are trademarks of Micron Technology, Inc.

cron, the M logo, and the Micron logo are trademarks of Micron Technology, Inc.

All other trademarks are the property of their respective owners.