

# **QST104**

# Capacitive touch sensor device 4 keys with individual key state outputs or I2C interface

#### **Features**


- Patented charge-transfer design
- Up to 4 independent QTouch<sup>™</sup> keys supported
- Individual key state outputs or I<sup>2</sup>C interface
- Fully "debounced" results
- Patented AKS<sup>™</sup> Adjacent Key Suppression
- Self-calibration and auto drift compensation
- Spread-spectrum bursts to reduce EMI
- Up to 13 general-purpose outputs
- ECOPACK® (RoHS compliant) package

## **Applications**

This device specifically targets human interfaces and front panels for a wide range of applications such as PC peripherals, home entertainment systems, gaming devices, lighting and appliance controls, remote controls, etc.

QST devices are designed to replace mechanical switching/control devices and the reduced number of moving parts in the end product provides the following advantages:

- Lower customer service costs
- Reduced manufacturing costs
- Increased product infetime



### Description

The QST104 is the ideal solution for the cerign of capacitive touch sensing user interfeces

Touch-sensitive controls are increasingly replacing electromechanical switches in home appliances, consumational mobile electronics, and in computers and peripherals. Capacitive touch controls and designers to create stylish, functional, and economical designs which are highly valued by consumers, often at lower cost than the electromechanical solutions they replace.

The QST104 QTouch™ sensor IC is a pure digital solution based on Quantum's patented charge-transfer (QProx™) capacitive technology.

QTouch<sup>™</sup> and QProx<sup>™</sup> are trademarks of the Quantum Research Group.

Table 1. Device summary

Feature	Order code			
reature	QST104KT6			
Operating supply voltage	2.4 to 5.5 V			
Supported interfaces	Individual key state outputs or I <sup>2</sup> C Interface			
Operating temperature	-40° to +85° C			
Package	LQFP32 (7x7 mm)			

Contents QST104

# **Contents**

1	Devic	e overview	4						
2	Pin description 5								
3	QST	touch sensing technology	7						
	3.1	Functional description	7						
	3.2	Spread-spectrum operation	7						
	3.3	Faulty and unused keys	8						
	3.4	Detection threshold levels	8						
	3.5	Detection integrator filter	8						
	3.6	Self-calibration	8						
	3.7	Fast positive recalibration	9						
	3.8	Forced key recalibration	9						
	3.9	Max On-Duration	9						
	3.10	Drift compensation	9						
	3.11	Adjacent key suppression (AKS™)	10						
4	Devic	ee operating modes 1	11						
	4.1	Reset and power-up	11						
	4.2	Burst operation I.C	11						
	4.3	Low power mode							
	4.4	Mode selection	12						
	4.5	Stand-alone mode	12						
	ste	<ul><li>4.5.1 Main features</li><li>4.5.2 KOUT outputs</li><li>4.5.3 Option descriptions</li></ul>	13						
SO.	4.6	I2C mode	16						
2 3 3		<ul> <li>4.6.1 Main features</li> <li>4.6.2 General-purpose outputs</li> <li>4.6.3 IRQ pin</li> <li>4.6.4 Communication packet</li> </ul>	17 18						
		4.6.5 I2C address selection							
	4.7	Supported commands	19						

QST104 Contents

5	Desi	n guidelines
	5.1	C <sub>S</sub> sense capacitor
	5.2	Sensitivity tuning
		5.2.1Increasing sensitivity265.2.2Decreasing sensitivity265.2.3Key balance26
	5.3	Power supply
	5.4	ESD protection
	5.5	Crosstalk precautions
	5.6	PCB layout and construction
6	Elect	rical characteristics
	6.1	Parameter conditions
		6.1.1       Minimum and maximum values       29         6.1.2       Typical values       29         6.1.3       Typical curves       29         6.1.4       Loading capacitor       29         6.1.5       Pin input voltage       30
	6.2	Absolute maximum ratings
	6.3	Operating conditions
	6.4	
	6.5	Capacitive sensing characteristics
	6.6	KOUTn/OPTn/GPOn pin characteristics346.6.1 General characteristics346.6.2 Output pin characteristics34RESET pin37
	6.8	I2C control interface
7	Pack	ge mechanical data 40
8 60	Part	numbering
9	Devi	e revision information
	9.1	Device revision identification
	9.2	Device revision history
		9.2.1 Revision 1.0
10	Revis	ion history44

Device overview QST104

#### 1 Device overview

The QST104 capacitive touch sensor IC is a pure digital solution based on Quantum's patented charge-transfer (QProx<sup>™</sup>) capacitive technology.

This technology allows users to create simple touch panel sensing electrode interfaces for conventional or flexible printed circuit boards (PCB/FPCB). Sensing electrodes are part of the PCB layout (copper pattern or printed conductive ink) and may be used in various shapes (circle, rectangular, etc.).

By implementing the QProx<sup>™</sup> charge-transfer algorithm, the QST104 detects finger presence (human touch) near electrodes behind a dielectric (glass, plastic, wood, etc.). Only one external sampling capacitor by channel is used in the measuring circuitry to control the detection.

QST technology also incorporates advanced processing techniques such as drift compensation, auto-calibration, noise filtering, and Quantum's patented Adjacent Key Suppression™ (AKS™) to ensure maximum usability and control integrity.


In order to meet environmental requirements, ST offers this device in ECOPACK® packages. These packages have a lead-free second level interconnect. The category of second level interconnect is marked on the package and on the inner box label, in compliance with JEDEC Standard JESD97.

The maximum ratings related to soldering conditions are also marked on the inner box label. ECOPACK is an ST trademark. ECOPACK specifications are available at: www.st.com.

QST104 Pin description

# 2 Pin description

Figure 1. 32-pin package pinout



1. An external pull-up is required on these pins.

Table 2. Device pin description

Pin	Pin name	Type <sup>(1)</sup>	Stand-alone mode function	I <sup>2</sup> C mode function	If unused
1			Key 4 output / BCD output 4 and MOD_0 option resistor	General-purpose output 4 and I <sup>2</sup> C address bit 2 option resistor	Option resistor
2	GPO5/OPT5 <sup>(2)</sup>	PP (HS)	MOD_1 option resistor	General-purpose output 5	Open or option resistor
3	OPT6/ĪRQ <sup>(2)</sup>	PP/OD (HS)	OM_0 option resistor	Interrupt line (active low)	Open or option resistor
4	I2C_SDA <sup>(3)</sup>	TOD (HS)		I <sup>2</sup> C serial data	Open
5	I2C_SCL <sup>(3)</sup>	TOD (HS)		I <sup>2</sup> C serial clock	Open

Pin description QST104

Table 2. Device pin description (continued)

Pin	Pin name	Type (1)	Stand-alone mode function	I <sup>2</sup> C mode function	If unused		
6	RESET	BD	Reset (active low)	Reset (active low)			
7	NC		Not connected				
8	V <sub>DD_1</sub>	S	Supply voltage				
9	V <sub>SS_1</sub>	S	Ground voltage				
10	V <sub>SS_2</sub>	S	Ground voltage				
11	V <sub>SS_3</sub>	S	Ground voltage				
12	V <sub>SS_4</sub>	S	Ground voltage				
13	$V_{DD_2}$	S	Supply voltage				
14	SNS_SCK1	SNS	Key 1 sense pin to Cs		Open		
15	SNSK_SCK1	SNS	Key 1 sense pin to Cs/Rs		Open		
16	SNS_SCK2	SNS	Key 2 sense pin to Cs		Open		
17	SNSK_SCK2	SNS	Key 2 sense pin to Cs/Rs	11/0	Open		
18	SNS_SCK3	SNS	Key 3 sense pin to Cs	Key 3 sense pin to Cs			
19	SNSK_SCK3	SNS	Key 3 sense pin to Cs/Rs	Open			
20	SNS_SCK4	SNS	Key 4 sense pin to Cs	Open			
21	SNSK_SCK4	SNS	Key 4 sense pin to Cs/Rs		Open		
22	GPO6	PP	General-purpose output 6		Open		
23	GPO7	PP	General-purpose output 7		Open		
24	GPO8	PP	General-purpose output 8		Open		
25	GPO9	PP	General-purpose output 9		Open		
26	GPO10	PP	General-purpose output 10		Open		
27	GPO11	PP	General-purpose output 11		Open		
28	GPO12	PP	General-purpose output 12		Open		
29	GPO13	PP	General-purpose output 13	Open			
30	GPO1/OPT1/KOUT1 (2)	PP (HS)	Key 1 output / BCD output 1 General-purpose output 1		Option resistor		
31	GPO2/OPT2/KOUT2 <sup>(2)</sup>	PP (HS)	Key 2 output / BCD output 2 and AKS option resistor	General-purpose output 2 and I <sup>2</sup> C address bit 0 option resistor	Option resistor		
32	GPO3/OPT3/KOUT3 (2)	PP (HS)	Key 3 output / BCD output 3 and LP option resistor	General-purpose output 3 and I <sup>2</sup> C address bit 1 option resistor	Option resistor		

S: supply pin, BD: bidirectional pin, SNS: capacitive sensing pin, PP: Output push-pull, OD: Output open-drain, TOD: Output true open-drain and HS: 20mA high sink (on N-buffer only)

<sup>2.</sup> During the reset phase, these pins are floating and the state depends on the option resistor.


<sup>3.</sup> An external pull-up is required on these pins.

#### **QST touch sensing technology** 3

#### **Functional description** 3.1

QST devices employ bursts of charge-transfer cycles to acquire signals. Burst mode permits low power operation, dramatically reduces RF emissions, lowers susceptibility to RF fields, and yet permits excellent speed. Signals are processed using algorithms pioneered by Quantum which are specifically designed to provide reliable, trouble-free operation over the life of the product.

The QST switches and charge measurement hardware functions are all internal to the device. An external C<sub>S</sub> capacitor accumulates the charge from sense-plate C<sub>X</sub>, which is then measured. Larger values of  $C_X$  cause the charge transferred into  $C_S$  to rise more rapidly, reducing available resolution. As a minimum resolution is required for proper operation, this can result in dramatically reduced gain. Larger values of C<sub>S</sub> reduce the rise of differential voltage across it, increasing available resolution by permitting longer QST bursts. The value of  $C_S$  can thus be increased to allow larger values of  $C_X$  to be tolerated. The device is responsive to both C<sub>X</sub> and C<sub>S</sub>, and changes in either can result in substantial changes in sensor gain.



#### **Spread-spectrum operation** 3.2

The bursts operate over a spread of frequencies, so that external fields will have minimal effect on key operation and emissions are very weak. Spread-spectrum operation works with the Detection Integrator mechanism (DI) to dramatically reduce the probability of false detection due to noise.

### 3.3 Faulty and unused keys

Any sensing channel that does not have its sense capacitor  $(C_S)$  fitted is assumed to be either faulty or unused. This channel takes no further part in operation unless a Master-commanded recalibration operation shows it to have an in-range burst count again. Faulty, unused or disabled keys are still bursted but not processed to avoid modifying the sensitivity of active keys.

This is important for sensing channels that have an open or short circuit fault across  $C_S$ . Such channels would otherwise cause very long acquire bursts, and in consequence would slow the operation of the entire QST device.

To optimize touch response time and device power consumption, if some keys are not used, we recommend to try suppressing the ones which belong to the same burst. Bursts which do not have any keys implemented will then not be processed.

### 3.4 Detection threshold levels

The key capacitance change induced by the presence of a finger is sensed by the variation in the number of charge transfer pulses to load the capacitor. The difference in the pulse count number is compared to a threshold in order to detect the key as pressed or not.

Two different thresholds, one for detection and one for the end of detection, create an hysteresis in order to prevent erratic behavior.

The default threshold levels and hysteresis values are described in *Section 6.5: Capacitive* sensing characteristics on page 33.

## 3.5 Detection integrator filter

Detect Integrator (DI) filter mechanism works together with spread spectrum operation to dramatically reduce the effects of noise on key states. The DI mechanism requires a specified number of measurements that qualify as detections (and these must occur in a row) or the detection will not be reported.

In a similar manner, the end of a touch (loss of signal) also has to be confirmed over several measurements. This process acts as a type of "debounce" mechanism against noise.

The default DI value for confirming start of touch and end of touch is described in Section 6.5: Capacitive sensing characteristics on page 33.

#### 3.6 Self-calibration

On power-up, all keys are self-calibrated to provide reliable operation under almost any conditions. The calibration phase is used to compute a reference value per key which is then used by the process determining if a key is touched or not. The reference is an average of 8 single acquisitions. As a result, the calibration time of the system can be simply calculated using the following formula:  $t_{CAL} = 8$  \* Burst\_Period. The methodology used to measure the burst period is described in application note AN2547. For a maximum calibration duration ( $t_{CAL}$ ), please refer to *Section 6.5: Capacitive sensing characteristics on page 33*.

### 3.7 Fast positive recalibration

The device autorecalibrates a key when its signal reflects a decrease in capacitance higher than a fixed threshold (PosRecalTh) for a defined number of acquisitions (PoseRecalI).

### 3.8 Forced key recalibration

A recalibration of the device may be issued at any time by sending to the QST device the appropriate I<sup>2</sup>C command or by tying the RESET pin to ground.

It is possible to recalibrate independently any individual key using an I<sup>2</sup>C command.

#### 3.9 Max On-Duration

The device can time out and automatically recalibrate each key independently after a fixed duration of continuous touch detection. This prevents the keys from becoming 'stuck on' due to foreign objects or other sudden influences. This is known as the Max On-Duration feature.

After recalibration, the key will continue to operate normally, even if partially or fully obstructed. Max On-Duration works independently per channel: a timeout on one channel has no effect on another channel.

Infinite timeout is useful in applications where a prolonged detection can occur and where the output must reflect the detection no matter how long. In infinite timeout mode, the designer should take care to ensure that drift in  $C_S$ ,  $C_X$ , and  $V_{DD}$  do not cause the device to remain "stuck on" inadvertently even when the touching object is removed from the sense field. Timeout durations are not accurate and can vary substantially depending on  $V_{DD}$  and temperature values, and should not be relied upon for critical functions.

# 3.10 Drift compensation

Signal drift can occur because of changes in  $C_X$ ,  $C_S$ , and  $V_{DD}$  over time. Depending on the  $C_S$  type and quality, the signal may vary substantially with temperature and veiling. If keys are subject to extremes of temperature or humidity, the signal can also drift. It is crucial that drift be compensated, otherwise false detections, non detections, and sensitivity shifts will follow.

Drift compensation slowly corrects the reference level of each key while no detection is in effect. The rate of reference adjustment must be performed slowly or else legitimate detections can also be ignored. The device compensates drift on each channel independently using a maximum compensation rate to the reference level.

Once a touch is sensed, the drift compensation mechanism ceases since the signal is legitimately high, and therefore should not cause the reference level to change.

The signal drift compensation is "asymmetric": the reference level compensates drift in one direction faster than it does in the other. Specifically, it compensates faster for increasing signals than for decreasing signals. Decreasing signals should not be compensated for quickly, since an approaching finger could be compensated for partially or entirely while approaching the sense electrode. However, an obstruction over the sense pad, for which the sensor has already made full allowance, could suddenly be removed leaving the sensor with an artificially elevated reference level and thus become insensitive to touch. In this latter case, the sensor will compensate for the object's removal very quickly, usually in only a few seconds.

Caution:

When only one key is enabled or if keys are very close together, the common drift compensation must be disabled or its rate must be reduced to ensure correct device operation.

#### 3.11 Adjacent key suppression (AKS™)

Adjacent key suppression (AKSTM) is a Quantum-patented feature which prevents multiple keys from responding to a single touch. This can happen with closely spaced keys, or a scroll wheel that has buttons very near it.

The QST104 supports two AKS modes:

Locking AKS

Once a key is considered as "touched", all other keys are locked in an untouched state. To unlock these keys, the touched key must return to an untouched state. Then, the key having the lowest key ID number is declared as the "touched" one.

Unlocking AKS

On each acquisition, the signal strengths from each key are compared and the key with the highest signal level is declared as the "touched" one.

In I<sup>2</sup>C mode, up to 8 AKS groups can be specified.

obsolete Product(S). Obsolete Product(S). All keys belonging to the same AKS group must have the same AKS mode.

# 4 Device operating modes

### 4.1 Reset and power-up

At power-up, the device configures itself according to the pull-up or pull-down option resistors present on pins OPT1 to OPT6. The device start-up and configuration may take up to  $t_{Setup}$ .

When the power is established, it is possible to force a new device configuration by applying a negative pulse on the  $\overline{\text{RESET}}$  pin.

The RESET pin is a bidirectional pin with an internal pull-up. The line is forced low when the device resets itself (through an I<sup>2</sup>C command, for example).

A 10nF capacitor is recommended on the  $\overline{\text{RESET}}$  pin to ensure reliable start-up and noise immunity.

# 4.2 Burst operation

The device operates in "Burst" mode. Each key touch is acquired using a burst of charge-transfer sensing pulses whose count varies depending on the value of the sense capacitor  $C_S$  and the load capacitance  $C_X$ .

In Low Power mode, the device sleeps in an ultra-low current state between bursts to conserve power.

# 4.3 Low power mode

In order to reduce the device power consumption, the QST family include scalable low power modes.

Standard low power mode

When the device is in standard low power mode, a window with very low power consumption is inserted between the acquisition of the last active key and the following acquisition of the first active key.

This window duration is programmable as the 'sleep duration time'.

Note that the sleep window insertion is cancelled in the following conditions:

- If a change is detected on a key, in order to speed up the DI process, the sleep window insertion is skipped until the end of the DI process.
- In I<sup>2</sup>C mode, when a key change is actually detected and reported with a negative pulse on the IRQ pin. In this case, the low power mode is disabled until a command is received from the host.
- Inside an I<sup>2</sup>C command, between the Write and the Read I<sup>2</sup>C frames, the sleep period is skipped.

#### Free run in detect

The behavior in this mode is the same as in the standard low power mode except that the sleep window insertion is always skipped if any of the active keys is detected as touched.

This is useful to improve the wheel response time.

#### Deep Sleep mode

In Deep Sleep mode, the device enters a very low power mode indefinitely. The device resumes its operations after receiving an I<sup>2</sup>C frame with any address or a reset.

#### Caution:

If an I<sup>2</sup>C frame is received while in Sleep or Deep Sleep mode, the device wakes up but does not acknowledge the frame (even if it has an I<sup>2</sup>C frame with the device address). The host must therefore send again the frame until it is taken in account and acknowledged.

#### 4.4 Mode selection

The device options are configured by connecting pull-up or pull-down resistors on OPTn pins. The device operating mode is selected using option pin 1 (OPT1) while the device settings are configured using option pins OPT2 to OPT6 (*Table 3*). Option pins are sampled at power-up and after a reset.

To fit most applications, the QST104 device offers two different operating modes:

Stand-alone mode

This mode allows the user to simply replace existing mechanical switches with a capacitive sensing solution. It is designed for maximum flexibility and can accommodate most popular sensing requirements via option resistors (AKS, Low power, Max On-Duration and output modes).

In this mode, the 4 output pins reflect the status of the 4 sensing channels.

I<sup>2</sup>C mode

In this mode, which is the most open one, the device is driven using the  $I^2C$  interface. To avoid polling, the QST device features an output interrupt pin ( $\overline{IRQ}$ ). The  $\overline{IRQ}$  line reports all key changes to the Master device. The QST (Slave) device can drive up to 13 general-purpose outputs.

Table 3. Operating modes

OPT1: Mode s	Option resistor function					
OF 11. Wode s	OPT2	ОРТ3	ОРТ4	OPT5	ОРТ6	
Pin OPT1 is high at start-up	Stand-alone mode	AKS	LP	MOD_0	MOD_1	ОМ
Pin OPT1 is low at start-up	ADD0	ADD1	ADD2	Unused	Unused	

#### 4.5 Stand-alone mode

This mode allows the user to simply replace existing mechanical switch interface with a capacitive sensing solution. It is designed for maximum flexibility and can accommodate most popular sensing requirements via option resistors (see *Figure 3*).

#### 4.5.1 Main features

- Pins KOUT1 to KOUT4 directly reflect the state of keys
- Selectable global adjacent key suppression (AKS™)
- Selectable sleep duration
- Selectable Max On-Duration values
- Selectable BCD mode




Figure 3. Stand-alone mode typical schematic

### 4.5.2 KOUT outputs

KOUTn outputs directly reflect the state of keys. These pins are push-pull outputs. Under RESET, these pins are floating and their state depends on the option resistors. Pins KOUTn are active high meaning that when a key is "touched", the corresponding KOUT pin outputs a '1'.

#### 4.5.3 Option descriptions

#### Adjacent key suppression (AKS™)

The QST104 features an adjacent key suppression (AKS™) function.

This function is enabled using the AKS option resistor (OPT2) in standard output mode as described in *Table 4*. In BCD output mode, the AKS function is always enabled, regardless of the option resistor configuration.

Table 4. AKS truth table

OPT2/AKS	Description			
V <sub>SS</sub>	Disabled			
V <sub>DD</sub>	Global locking AKS on all available keys			

#### Low Power mode option

This option resistor (OPT3) selects whether the device is always sensing the keys or if a low power consumption phase is introduced between bursts as described in *Table 5*.

In Low Power mode, a very low consumption (sleep) phase of 100ms is inserted between two consecutive bursts. This significantly reduces the overall consumption of the device. Sleep duration is not accurate and can vary substantially depending on  $V_{DD}$  and temperature values.

Note:

In Low Power mode, the response time is increased.

Table 5. Low power (LP) mode truth table

OPT3/LP	Description
V <sub>SS</sub>	Free running mode
V <sub>DD</sub>	100ms sleep duration

#### **Max On-Duration**

There are four recalibration timing options ("Max On-Duration"). The recalibration option resistors (OPT4 and OPT5) control how long it takes for a continuous detection to trigger a recalibration on a key as described in *Table 6*. When such an event occurs, only the "stuck" key is recalibrated.

Table 6. Max On-Duration (MOD) truth table

OPT4/MOD_0	OPT5/MOD_1	Description
$V_{SS}$	$V_{SS}$	Infinite
$V_{SS}$	$V_{DD}$	60s
$V_{DD}$	$V_{SS}$	20s
$V_{DD}$	$V_{DD}$	10s

#### **Output mode option**

The QST104 offers several outputs mode to fit any existing application.

Table 7. Output mode (OM) truth table

OPT6/OM	Description				
V <sub>SS</sub>	Individual key state output mode: One output per sensing channel				
$V_{DD}$	BCD output mode: Binary-coded touched key number (see <i>Table 8</i> ) <sup>(1)</sup>				

<sup>1.</sup> In BCD mode, the AKS function is always active.

Table 8. Binary code truth table

KOUT4	коитз	KOUT2	KOUT1	Description
0	0	0	0	All released
0	0	0	1	Key 1 pressed
0	0	1	0	Key 2 pressed
0	0	1	1	Key 3 pressed
0	1	0	0	Key 4 pressed
	Ot	her		Not used
ete	210	9/1/6		Not used

# 4.6 I<sup>2</sup>C mode

The I<sup>2</sup>C mode offers the largest configurability and functionality of the QST104.

#### 4.6.1 Main features

- 13 general-purpose outputs
- Configuration of up to 8 AKS groups
- Additional low power modes
- Accessible internal capacitive sensing parameters
- Continuous range of Max On-Duration

Obsolete Product(s). Obsolete Product(s)




Figure 4. I<sup>2</sup>C mode typical schematic

### 4.6.2 General-purpose outputs

I<sup>2</sup>C mode allows to drive up to 13 general-purpose outputs. These output pins are configured in output push pull mode 0 by default. Their state can be changed using the SET\_GPIO\_STATE I<sup>2</sup>C command.

QPOn C (10 nF)

Ai12570

Figure 5. Optional LED schematic

### 4.6.3 IRQ pin

The  $\overline{IRQ}$  pin is an open drain output with an internal pull-up. It can be used to inform the Master device about any change in the key status. The  $\overline{IRQ}$  line is pulled low every time the state of any of the enabled keys changes. This includes any change in the touch state of the key, a faulty key or a new calibration of one or more keys. The reported changes may then be accessed by the Master device by using the GET\_KEY\_STATE command.

To improve communication response time, this signal suspends Low Power mode until the Master device has issued a communication with the QST device.

#### 4.6.4 Communication packet

The communication between the Master device and the QST104 (Slave) consists of two standard I<sup>2</sup>C frames.

The first frame is sent by the Master device using the QST104 device address with the write bit set. The data bytes consist of the command byte which is eventually followed by the parameters and a checksum byte.

The second one is sent by the Master device using the QST104 device address with the write bit reset. The QST104 completes the frame with data according to the command previously sent by the Master device. The device finishes the frame by sending a checksum byte for communication integrity verification.

If the read frame is omitted, the command may not be taken into account.

To initiate the communicate with the QST104, the Master device must send the GET DEVICE INFO command in order to unlock access to all the other commands.

### 4.6.5 I<sup>2</sup>C address selection

The QST104 slave address is programmable using the option resistors mapped on pins OPT2 to OPT4 (see *Table 9*).

Table 9. I<sup>2</sup>C address versus option resistor

Option configuration			I <sup>2</sup> C Address				
OPT4	ОРТ3	OPT2	ADD[6:3]	ADD2	ADD1	ADD0	Hex value
V <sub>SS</sub>	V <sub>SS</sub>	$V_{SS}$		0	0	0	0x28
V <sub>SS</sub>	V <sub>SS</sub>	$V_{DD}$	]	0	0	1	0x29
V <sub>SS</sub>	V <sub>DD</sub>	V <sub>SS</sub>	]	0	1	0	0x2A
V <sub>SS</sub>	V <sub>DD</sub>	$V_{DD}$	0101	0	1	1	0x2B
V <sub>DD</sub>	V <sub>SS</sub>	V <sub>SS</sub>	0101	1	0	0	0x2C
V <sub>DD</sub>	V <sub>SS</sub>	$V_{DD}$	]	1	0	1	0x2D
V <sub>DD</sub>	V <sub>DD</sub>	V <sub>SS</sub>		1	1	0	0x2E
V <sub>DD</sub>	$V_{DD}$	$V_{DD}$		1	1	1	0x2F

# 4.7 Supported commands

*Table 10* lists the supported I<sup>2</sup>C commands and available arguments.

Note:

For more information on the supported commands and  $l^2C$  protocol, please refer to the QST standard communication protocol reference manual.

Table 10. Supported commands

		I <sup>2</sup> C commands	Description				
	CALIBRA	TE_KEY (All keys)					
	Write	0x98	Forces the recalibration of all keys.				
	Read	ErrCode	ErrCode: Standard Error code (see Table 11)				
	CALIBRATE_KEY (Single key)						
	Write	0x9B KeyID Checksum	Forces the recalibration of a single key.				
18	Read	ErrCode	Keyld: Binary-coded key number (see Table 14) ErrCode: Standard Error code (see Table 11)				
601	GET_DEBUG_INFO						
003	Write	0xF7 KeyID Checksum	Returns the debug info of the single KeyID channel.				
Ob	Read	0x0B KeyDbgState RefMSB RefLSB BCMSB BCLSB Checksum	KeyDbgState: Current Key Debug state (see Table 19) RefMSB: Reference Count MSB RefLSB: Reference Count LSB BCMSB: Burst Count MSB BCLSB: Burst Count LSB				

Table 10. Supported commands (continued)

	I <sup>2</sup> C commands	Description					
GET_DEV	ICE_INFO						
Write	0x85	Returns the QST104 device version and ASCII-coded device name. This command must be sent first to enable the					
Read  0x15 MainVers SubVers NbSCkey NbMCkey 'Q' 'S' 'T' '1' '0' '4' Checksum		communication flow.  MainVers: Device main version SubVer: Device sub-version NbSCkey: 0x04 single-channel keys NbMCkey: 0x00 multi-channel keys QST104: ASCII-coded device name					
GET_KEY	_ERROR						
Write	0xC4						
Read	0x11 KeyError1 KeyError2 KeyError4 CheckSum	Returns the error information on each key.  **KeyErrorN: KeyError byte description (see *Table 12*)**  **Table 12**  **Table 12*					
GET_KEY	_STATE	*(3)					
Write	0xC1	Returns the state of all keys.					
Read	0x03 AllKeyState KeyError Checksum	AllKeyState: Touched/untouched state for all 4 keys. Refer to Table 13: AllKeyState.  KeyError: Refer to Table 12: KeyError byte description					
GET_PRO	TOCOL_VERSION	201					
Write	0x80	Returns the QST104 protocol version.					
Read	0x07 MainVers SubVer I2CSpeed Checksum	MainVers: Protocol main version SubVer: Protocol sub-version I2CSpeed: 0x00 (100 kHz maximum)					
RESET_D	EVICE	,					
Write	0xFD	Restarts the device (options Read and Calibration) after					
Read	ErrCode	reading the ErrCode (see <i>Table 11</i> ).					
SET_DET	ECT_INTEGRATORS						
Write	0x03 0x04 0x00 DI EDI PosRecall CheckSum	Sets the detection, End Of Detection and Positive Recalibration Integrators for all keys.					
Read	ErrCode	DI: Detection Integrator 1) 3)  EDI: End of Detection Integrator 1) 3)  PosRecalI: Positive Recalibration Integrator 1) 3)  ErrCode: Standard Error code (see Table 11)					
SET_GPI	O_STATE						
Write	0x08 0x02 GPOState1 GPOState2 Checksum	Controls the state of the general-purpose outputs.  GPOStateN: State of general-purpose outputs (see Table 16)					
Read	ErrCode	ErrCode: Standard Error code (see Table 11)					

Table 10. Supported commands (continued)

	l <sup>2</sup> C commands	Description				
SET_KEY	_ACTIVATION (see Note	4)				
Write	0x97 KeyActivation Checksum	Enables or disables a single key.  KeyActivation: Byte containing the key number selection and				
Read	ErrCode	requested state.  ErrCode: Standard Error code (see Table 11)				
SET_KEY	_GROUP					
Write	0x00 0x09 AKSGrpMode Key1Grp Key2GrpKey8Grp CheckSum	Defines the AKS groups for each key.  AKSGrpMode: AKS mode selection of each group (see Table 17)  KeynGrp: AKS group selection for key n (see Table 18)				
Read	ErrCode	ErrCode: Standard Error code (see Table 11)				
SET_LOW_POWER_MODE						
Write	0x92 LowPowerMode Checksum	Selects standard or Low Power mode.  LowPowerMode: Configure Low Power mode (see Table 15)  ErrCode: Standard Error code (see Table 11)				
Read	ErrCode					
SET_MAX	CON_DURATION	40,0				
Write	0x8A MaxOnDuration Checksum	Sets the maximum detected ON time before triggering an automatic recalibration.				
Read	ErrCode	MaxOnDuration: Time, in second (0 for infinite) ErrCode: Standard Error code (see Table 11)				
SET_SCK	EY_PARAMETERS					
Write	0x01 0x04 0x00 DeTh EofDeTh PosRecalTh Checksum	Sets the Detection, End Of Detection and Positive Recalibration Thresholds for a single key.  DeTh: Detection Threshold 1) 2)				
Read	ErrCode	EofDeTh: End of Detection Threshold 1) 2) PosRecalTh: Positive Recalibration Threshold 1) 2) ErrCode: Standard Error code (see Table 11)				

Note: 1 See Section 6.5: Capacitive sensing characteristics on page 33 for default values.

- 2 The value is a signed character (0x80...0x7F <=> -128 ... +128).
- 3 The value is an unsigned number (0x00..0xFF <=> 0 ... 255).
- 4 Enabling or disabling keys triggers a new calibration of all enabled keys.

#### **Error codes**

Table 11 lists the I<sup>2</sup>C error codes.

Table 11. ErrCode

ErrCode	Description
0x01	No Error
0x83	Command not supported
0x85	Parameter not supported
0xA1	Parity Error
0xA3	Checksum Error
0xE0	Initialization process (GET_FIRMWARE_INFO command not received)

#### **KeyError byte description**

Table 12. KeyError byte description

Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
Key State	0	0	0	0	K	ey error code	es

#### Key state (Bit 7)

When set to '1', the corresponding key is touched. This bit is always cleared for the GET\_KEY\_STATE command.

#### Key error codes (Bits 2:0)

When answering the GET\_KEY\_STATE command, the key error code corresponds to the error codes of all the keys ORed toghether. When answering the GET\_KEY\_ERROR command, each key error code describes the errors of one defined key.

Bit 0: When set to '1', calibration in progress

Bit 1: When set to '1', maximum count reached

Bit 2: When set to '1', minimum count not reached

### All key state description

Table 13. AllKeyState

Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
0	0	0	0	Key 4 State	Key 3 State	Key 2 State	Key 1 State

#### Key n state

When set to '1', the corresponding key is touched.

#### Key activation description

Table 14. KeyActivation

Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
Key Activation	0	0	0		Key ID (bin	ary coded)	

#### Key activation (Bit 7)

0: Key enabled

1: Key disabled

#### Key identifier (Bits 3:0)

0000: All keys 0011: Key 3 0001: Key 1 0100: Key 4

0010: Key 2

#### Low power mode description

Table 15. SetLowPower

Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
0	Free Run in Detect			Sleep Dura	tion Factor	)	

#### Free Run in Detect (Bit 6)

0: Low Power mode is always enabled, whatever the state of the keys.

1: Low Power mode is automatically suspended when any key is in Detect state.

Low Power mode is automatically resumed when no key is in Detect state.

#### Sleep Duration Factor (Bits 5 to 0)

0x00 or 0x20 to 0x3E: Low power mode is disabled.

0x01 to 0x19: Low Power mode. The sleep duration is 'Sleep Duration Factor' x 20 milliseconds (20 ms to 500 ms)

0x3F: Deep Sleep mode is entered immediately. Only a reset or an I<sup>2</sup>C frame with the correct device address allows exiting Deep Sleep mode.

Note: 1 When the device is in Sleep or Deep Sleep, any I<sup>2</sup>C bus activity will wake-up the device.

2 The I<sup>2</sup>C QST device address is not acknowledged but forces the QST device to exit from Low Power mode. The Master device will have to repeat the command to ensure that it is taken in account.

#### **GPO** state description

Table 16. GPOState

Byte	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
GPOState1	GPO 8 state	GPO 7 state	GPO 6 state	GPO 5 state	GPO 4 state	GPO 3 state	GPO 2 state	GPO 1 state
GPOState2	0	0	0	GPO 13 state	GPO 12 state	GPO 11 state	GPO 10 state	GPO 8 state

#### **GPOState**

Defines the state of the selected general-purpose output pin. For more information, see *Section 4.6.2: General-purpose outputs on page 17.* 

0: GPO state is '0'

1: GPO state is '1'

#### **AKS group mode description**

Table 17. AKSGrpnMode

Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
AKSGrp8	AKSGrp7	AKSGrp6	AKSGrp5	AKSGrp4	AKSGrp3	AKSGrp2	AKSGrp1
Mode							

#### **AKSGrpnMode**

Defines the type of AKS for the Group n:

0: Locking AKS

First key pressed within the group locks out all other keys.

1: Unlocking AKS

Most heavily pressed key (highest signal level) is selected over all other keys in the group.

#### AKS group selection description

Table 18. KeynGrp

Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
Grp8	Grp7	Grp6	Grp5	Grp4	Grp3	Grp2	Grp1

# Grpx

The selected key is a member of AKS Group x.

### Key debug state description

Table 19. KeyDbgState

Value	Description
0x01	On-going calibration
0x02	Key released
0x04	Key touched
0x08	Key in error
0x11	Key calibration filter triggered (PosRecall)
0x14	Key detection filter triggered (DI)
0x24	Key end of detection filter triggered (EDI)

Obsolete Product(s). Obsolete Product(s)

Design guidelines QST104

# 5 Design guidelines

### 5.1 C<sub>S</sub> sense capacitor

The  $C_S$  sense capacitors accumulate the charge from the key electrodes and determine sensitivity. Higher values of  $C_S$  make the corresponding sensing channel more sensitive. The values of  $C_S$  can differ for each channel, permitting differences in sensitivity from key to key or to balance unequal sensitivities. Unequal sensitivities can occur due to key size and placement differences and stray wiring capacitances. More stray capacitance on a sense trace will desensitize the corresponding key. Increasing the  $C_S$  for that key will compensate for the loss of sensitivity.

The  $C_S$  capacitors can be virtually any plastic film or low- to medium-K ceramic capacitor. The normal  $C_S$  range is 1nF to 50nF depending on the sensitivity required: larger values of  $C_S$  require better quality to ensure reliable sensing. In certain circumstances the normal  $C_S$  range may be exceeded. Acceptable capacitor types for most uses include PPS film, polypropylene film, and NP0 and X5R / X7R ceramics. Lower grades than X5R or X7R are not recommended.

## 5.2 Sensitivity tuning

Sensitivity can be altered to suit various applications and situations on a channel-by-channel basis. The easiest and most direct way to impact sensitivity is to alter the value of each  $C_S$ : more  $C_S$  yields higher sensitivity. Each channel has its own  $C_S$  value and can therefore be independently adjusted.

### 5.2.1 Increasing sensitivity

Sensitivity can also be increased by using larger electrode areas, reducing panel thickness, or using a panel material with a higher dielectric constant.

#### 5.2.2 Decreasing sensitivity

In some cases the circuit may be too sensitive. Gain can be lowered further by a number of strategies:

- making the electrode smaller
- making the electrode into a sparse mesh using a high space-to-conductor ratio
- decreasing the C<sub>S</sub> capacitors

#### 5.2.3 Key balance

A number of factors can cause sensitivity imbalances. Notably, SNS wiring to electrodes can have differing stray amounts of capacitance to ground. Increasing load capacitance will cause a decrease in gain. Key size differences, and proximity to other metal surfaces can also impact gain.

The keys may thus require "balancing" to achieve similar sensitivity levels. This can be best accomplished by trimming the values of the  $C_S$  capacitors to achieve equilibrium. The  $R_S$  resistors have no effect on sensitivity and should not be altered. Load capacitances to ground can also be added to overly sensitive channels to reduce their gain.

These should be in the order of a few picofarads.

QST104 Design guidelines

### 5.3 Power supply

If the power supply fluctuates slowly with temperature, the QST device compensates automatically for these changes with only minor changes in sensitivity. However, if the supply voltage drifts or shifts quickly, the drift compensation mechanism is not able to keep up, causing sensitivity anomalies or false detections.

The power supply should be locally regulated, using a three-terminal regulator. If the supply is shared with another electronic system, care should be taken to ensure that the supply is free of digital spikes, sags and surges which can cause adverse effects. It is not recommended to include a series inductor in the power supply to the QST device.

For proper operation, a 0.1  $\mu$ F or greater bypass capacitor must be used between  $V_{DD}$  and  $V_{SS}$ . The bypass capacitor should be routed with very short tracks to the device's  $V_{DD}$  and  $V_{SS}$  pins.

The PCB should, if possible, include a copper pour under and around the device, but not extensively under the SNS lines.

### 5.4 ESD protection

In normal environmental conditions, only one series resistor is required for ESD suppression. A 10 kOhm  $R_S$  resistor in series with the sense trace is sufficient in most cases. The dielectric panel (glass or plastic) usually provides a high degree of isolation to prevent ESD discharge from reaching the circuit.  $R_S$  should be placed close to the chip. If the  $C_X$  load is high,  $R_S$  can prevent total charge and transfer and as a result gain can deteriorate. If a reduction in  $R_S$  increases gain noticeably, the lower value should be used. Conversely, increasing the  $R_S$  can result in added ESD and EMC benefits, provided that the increase does not decrease sensitivity.

# 5.5 Crosstalk precautions

Adjacent sense traces might require intervening ground traces in order to reduce capacitive cross bleed if high sensitivity is required or high values of delta- $C_X$  are anticipated (for example, from direct human touch to an electrode connection). In normal touch applications behind plastic panels, this is rarely a problem regardless of how the electrodes are wired.

Higher values of  $R_S$  will make crosstalk problems worse; try to keep  $R_S$  to 22 kOhm or less if possible. In general try to keep the QST device close to the electrodes and reduce the adjacency of the sense wiring to ground planes and other signal traces; this will reduce the  $C_x$  load, reduce interference effects, and increase signal gain. The one and only valid reason to run ground near SNS traces is to provide crosstalk isolation between traces, and then only on an as-needed basis.

# 5.6 PCB layout and construction

The PCB traces, wiring, and any components associated with or in contact with either SNS pin will become touch sensitive and should be treated with caution to limit the touch area to the desired location.

Multiple touch electrodes connected to any sensing channel can be used, for example, to create control surfaces on both sides of an object.

Design guidelines QST104

It is important to limit the amount of stray capacitance on the SNS terminals, for example by minimizing trace lengths and widths to allow for higher gain without requiring higher values of  $C_S$ . Under heavy delta- $C_X$  loading of one key, cross coupling to another key's trace can cause the other key to trigger. Therefore, electrode traces from adjacent keys should not be run close to each other over long runs in order to minimize cross-coupling if large values of delta- $C_X$  are expected, for example when an electrode is directly touched. This is not a problem when the electrodes are working through a plastic panel with normal touch sensitivity.

For additional information on PCB layout and construction, please contact your local ST Sales Office for a list of available application notes.

Obsolete Product(s). Obsolete Product(s)

### 6 Electrical characteristics

#### 6.1 Parameter conditions

Unless otherwise specified, all voltages are referred to V<sub>SS</sub>.

#### 6.1.1 Minimum and maximum values

Unless otherwise specified the minimum and maximum values are guaranteed in the worst conditions of ambient temperature, supply voltage and frequencies by tests in production on 100% of the devices with an ambient temperature at  $T_A = 25$ °C and  $T_A = T_A$ max (given by the selected temperature range).

Data based on characterization results, design simulation and/or technology characteristics are indicated in the table footnotes and are not tested in production. Based on characterization, the minimum and maximum values refer to sample tests and represent the mean value plus or minus three times the standard deviation (mean $\pm 3\Sigma$ ).

#### 6.1.2 Typical values

Unless otherwise specified, typical data are based on  $T_A = 25^{\circ}C$ ,  $V_{DD} = 5$  V (for the 4.5V  $\leq$   $V_{DD} \leq 5.5$  V voltage range) and  $V_{DD} = 3.3$  V (for the 3.0 V  $\leq$   $V_{DD} \leq 3.6$  V voltage range). They are given only as design guidelines and are not tested.


#### 6.1.3 Typical curves

Unless otherwise specified, all typical curves are given only as design guidelines and are not tested.

### 6.1.4 Loading capacitor

The loading conditions used for pin parameter measurement are shown in *Figure 6*.

Figure 6. Pin loading conditions




Electrical characteristics QST104

#### 6.1.5 Pin input voltage

The input voltage measurement on a pin of the device is described in Figure 7.

Figure 7. Pin input voltage



# 6.2 Absolute maximum ratings

Stresses above those listed as "absolute maximum ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device under these conditions is not implied. Exposure to maximum rating conditions for extended periods may affect device reliability.

Table 20. Thermal characteristics

Symbol	Ratings	Value	Unit
T <sub>STG</sub>	Storage temperature range	-65 to +150	°C
TJ	Maximum junction temperature		

Table 21. Voltage characteristics

Symbol	Ratings	Maximum value	
$V_{DD} - V_{SS}$	Supply voltage	7.0	
V <sub>IN</sub>	Input voltage on any pin (1)(2)	V <sub>SS</sub> -0.3 to V <sub>DD</sub> +0.3	V
V <sub>ESD(HBM)</sub>	Electrostatic discharge voltage (Human Body Model)	2000	V
V <sub>ESD(CDM)</sub>	Electrostatic discharge voltage (Charge Device Model)	500	

Directly connecting the RESET and I/O pins to V<sub>DD</sub> or V<sub>SS</sub> could damage the device if an unintentional internal reset is generated or an unexpected change of the I/O configuration occurs (for example, due to a corrupted program counter). To guarantee safe operation, this connection has to be done through a pull-up or pull-down resistor (typical: 4.7kΩ for RESET, 10kΩ for I/Os).

<sup>2.</sup> I<sub>INJ(PIN)</sub> must never be exceeded. This is implicitly insured if V<sub>IN</sub> maximum is respected. If V<sub>IN</sub> maximum cannot be respected, the injection current must be limited externally to the I<sub>INJ(PIN)</sub> value. A positive injection is induced by V<sub>IN</sub>>V<sub>DD</sub> while a negative injection is induced by V<sub>IN</sub><V<sub>SS</sub>. For true open-drain pads, there is no positive injection current, and the corresponding V<sub>IN</sub> maximum must always be respected.

Table 22. Current characteristics

Symbol	Ratings	Maximum value	Unit
I <sub>VDD</sub>	Total current into V <sub>DD</sub> power lines (source) <sup>(1)</sup>	75	
I <sub>VSS</sub>	Total current out of V <sub>SS</sub> ground lines (sink) <sup>(1)</sup>	150	
	Output current sunk by RESET pin	20	
I <sub>IO</sub>	Output current sunk by output pin	40	mA
	Output current source by output pin	- 25	IIIA
I <sub>INJ(PIN)</sub> <sup>(2)</sup>	Injected current on RESET pin	± 5	
(3)	Injected current output pin	± 5	
$\Sigma I_{\text{INJ(PIN)}}^{(2)}$	Total injected current (sum of all I/O and control pins)	± 20	

- 1. All power ( $V_{DD}$ ) and ground ( $V_{SS}$ ) lines must always be connected to the external supply.
- 2. I<sub>INJ(PIN)</sub> must never be exceeded. This is implicitly ensured if V<sub>IN</sub> maximum is respected. If V<sub>IN</sub> maximum cannot be respected, the injection current must be limited externally to the I<sub>INJ(PIN)</sub> value. A positive injection is induced by V<sub>IN</sub>>V<sub>DD</sub> while a negative injection is induced by V<sub>IN</sub><V<sub>SS</sub>. For true open-drain pads, there is no positive injection current, and the corresponding V<sub>IN</sub> maximum must always be respected.
- When several inputs are submitted to a current injection, the maximum Σl<sub>INJ(PIN)</sub> is the absolute sum of the
  positive and negative injected currents (instantaneous values). These results are based on
  characterisation with Σl<sub>INJ(PIN)</sub> maximum current injection on four I/O port pins of the device.

# 6.3 Operating conditions

Table 23. Operating conditions

	Tubio 201	operating conditions		
Symbol		Feature	Value	Unit
	V <sub>DD</sub>	Operating supply voltage	2.4 to 5.5	٧
	T <sub>A</sub>	Operating temperature	-40° to +85°	С
Obsole	ie P'	coduci(s)		

Electrical characteristics QST104


# 6.4 Supply current characteristics

Table 24. Supply current characteristics

Symbol	Parameter	Conditions	Min.	Typ. <sup>(1)</sup>	Max.	Unit
		V <sub>DD</sub> = 2.4 V		1.71		
I <sub>DD</sub> (FR)	Average suppy current Free Run mode	V <sub>DD</sub> = 3.3 V		2.17		mA
		V <sub>DD</sub> = 5 V		3.35		
I <sub>DD</sub> (Sleep	Average suppy current 100ms Sleep mode	V <sub>DD</sub> = 2.4 V		158		
		V <sub>DD</sub> = 3.3 V		215		μΑ
100ms)		V <sub>DD</sub> = 5 V		355		
I <sub>DD</sub>		V <sub>DD</sub> = 2.4 V		75		
(Sleep	Average suppy current 500ms Sleep mode	V <sub>DD</sub> = 3.3 V		99		μΑ
500ms)	ocomo cicop mode	V <sub>DD</sub> = 5 V		156		
I <sub>DD</sub> Halt	Average suppy current Halt mode				1	μΑ

<sup>1.</sup> The results are based on  $C_S = 2.7 nF$  and  $C_X = 12.5 pF$ 

Figure 8. IDD Sleep mode current characteristics



# 6.5 Capacitive sensing characteristics

Table 25. External sensing components

Symbol	Parameter	Min.	Тур.	Max.	Unit
$C_S$	Sense capacitor			100	nF
C <sub>X</sub>	Equivalent electrode capacitor			100	pF
C <sub>T</sub>	Equivalent touch capacitor		5		pF
$R_S$	Serial resistance		10	22	kOhm

Table 26. Capacitive sensing parameters

Symbol	Parameter	Min.	Default	Max.	Unit
t <sub>CAL</sub>	Calibration duration			TBD	ms
t <sub>Setup</sub>	Setup duration		100		ms
DI	Detection integrator	0	2	255	Counts
DeTh	Detection threshold	-128	-10	-1.	Counts
EDI	End of detection integrator	0	2	255	Counts
EofDeTh	End of detection threshold	-128	-8	<b>-</b> 1	Counts
PosRecall	Positive recalibration integrator	0	2	255	Counts
PosRecalTh	Positive recalibration threshold	1	6	128	Counts
MaxOnDuration	Max on-duration delay	1	Infinite	255	s
PosDiffDrift	Positive differential drift compensation rate	0.1	1	25.5	s/level
NegDiffDrift	Negative differential drift compensation rate	0.1	1	25.5	s/level
PosComDrift	Positive common drift compensation rate	0.1	0.2	25.5	s/level
NegComDrift	Negative common drift compensation rate	0.1	0.2	25.5	s/level
PosDriftI	Positive drift integrator	0	10	255	
NegDriftI	Negative drift integrator	0	10	255	
ComFact	Common time step factor	0	10	255	
DiffFact	Differential time step factor	0	2	255	
BurstCount	Burst length	20		2000	Counts

Electrical characteristics QST104

# 6.6 KOUTn/OPTn/GPOn pin characteristics

#### 6.6.1 General characteristics

Subject to general operating conditions for  $V_{DD}$  and  $T_{A}$  unless otherwise specified.

Table 27. General characteristics

Symbol	Parameter	Conditions	Min.	Тур.	Max.	Unit
V <sub>IL</sub>	Input low level voltage (1)		V <sub>SS</sub> -0.3		0.3x V <sub>DD</sub>	
V <sub>IH</sub>	Input high level voltage <sup>(1)</sup>		0.7x V <sub>DD</sub>		V <sub>DD</sub> + 0.3	V
V <sub>Hys</sub>	Schmitt trigger voltage hysteresis <sup>(2)</sup>			400		mV
ΙL	Input leakage current	$V_{SS} \leq V_{IN} \leq V_{DD}$			±1	μΑ
C <sub>IO</sub>	I/O pin capacitance			5		pF
t <sub>f(IO)out</sub>	Output high to low level fall time <sup>(2)</sup>	C <sub>L</sub> = 50 pF Between 10% and 90%		25	Cilci	ns
t <sub>r(IO)out</sub>	Output low to high level rise time (2)			25	10,	

<sup>1.</sup> Not tested in production, guaranteed by characterization.

#### 6.6.2 Output pin characteristics

Subject to general operating conditions for  $V_{DD}$ ,  $f_{CPU}$ , and  $T_A$  unless otherwise specified.

Table 28. Output pin current

	Symbol	Parameter	Conditions		Conditions		Min.	Max.	Unit
	V <sub>OL</sub> <sup>(1)</sup>	Output low level voltage for a high sink I/O pin when 4 pins are sunk at same time (see	5V	I <sub>IO</sub> = +20mA		1.3			
	Figure 14)	$I_{IO} = +8mA$		0.75					
	(2)	Output high level voltage for an I/O pin when	V <sub>DD</sub>	$I_{IO} = -5mA$	V <sub>DD</sub> –1.5				
	9	I pins are sourced at same time (see Figure 19)	$I_{IO} = -2mA$	V <sub>DD</sub> -0.8					
	V <sub>OL</sub> <sup>(1)(3)</sup>	Output low level voltage for a high sink I/O pin when 4 pins are sunk at same time	3.3N	I <sub>IO</sub> = +8mA		0.5	V		
0/8	V <sub>OH</sub> <sup>(2)(3)</sup>	Output high level voltage for an I/O pin when 4 pins are sourced at same time ( <i>Figure 17</i> )	V <sub>DD</sub> =	I <sub>IO</sub> = -2mA	V <sub>DD</sub> -0.8				
000	V <sub>OL</sub> <sup>(1)(3)</sup>	Output low level voltage for a high sink I/O pin when 4 pins are sunk at same time	: 2.4V	I <sub>IO</sub> = +8mA		0.6			
	V <sub>OH</sub> <sup>(2)(3)</sup>	Output high level voltage for an I/O pin when 4 pins are sourced at same time	V <sub>DD</sub> =	I <sub>IO</sub> = -2mA	V <sub>DD</sub> -0.9				

<sup>1.</sup> The  $I_{|O}$  current sunk must always respect the absolute maximum rating specified in *Table 22* and the sum of  $I_{|O|}$  (I/O ports and control pins) must not exceed  $I_{VSS}$ .

<sup>2.</sup> Data based on validation/design results.

<sup>2.</sup> The  $I_{IO}$  current sourced <u>must always</u> respect the absolute maximum rating specified in *Table 22* and the sum of  $I_{IO}$  (output and RESET pins) must not exceed  $I_{VDD}$ .

<sup>3.</sup> Not tested in production, based on characterization results.

Figure 9. Typical  $V_{OL}$  at  $V_{DD} = 2.4 \text{ V}$ 




Figure 10. Typical  $V_{OL}$  vs  $V_{DD}$  at  $I_{load} = 2 \text{ mA}$ 




Figure 11. Typical  $V_{OL}$  at  $V_{DD} = 3 V$ 




Figure 12. Typical  $V_{OL}$  vs  $V_{DD}$  at  $I_{load}$  = 8 mA




Figure 13. Typical  $V_{OL}$  at  $V_{DD} = 5 \text{ V}$ 






Figure 14. Typical V<sub>OL</sub> vs V<sub>DD</sub> at I<sub>load</sub> = 12 mA



Electrical characteristics QST104

Figure 15. Typical  $V_{DD}$ - $V_{OH}$  vs.  $I_{load}$  at  $V_{DD}$  = 2.4 V Figure 16. Typical  $V_{DD}$ - $V_{OH}$  vs.  $V_{DD}$  at  $I_{load}$  = 2 mA







Figure 17. Typical  $V_{DD}$ - $V_{OH}$  vs.  $I_{load}$  at  $V_{DD}$  = 3 V

Figure 18. Typical  $V_{DD}$ - $V_{OH}$  vs.  $V_{DD}$  at  $I_{load}$  = 4 mA







Figure 19. Typical  $V_{DD}$ - $V_{OH}$  vs.  $I_{load}$  at  $V_{DD}$  = 5 V



# 6.7 RESET pin

 $T_A = -40$ °C to 125°C, unless otherwise specified.

Table 29. RESET pin characteristics

Symbol	Parameter	Conditions		Min.	Тур.	Max.	Unit
V <sub>IL</sub>	Input low level voltage			V <sub>SS</sub> - 0.3		0.3x V <sub>DD</sub>	V
V <sub>IH</sub>	Input high level voltage			0.7 x V <sub>DD</sub>		V <sub>DD</sub> + 0.3	v
V <sub>hys</sub>	Schmitt trigger voltage hysteresis <sup>(1)</sup>				2		٧
V <sub>OL</sub>	Output low level voltage <sup>(2)</sup>	V <sub>DD</sub> = 5V	I <sub>IO</sub> = +2mA		200		mV
P	Pull-up equivalent	$V_{IN} = V_{SS}$	$V_{DD} = 5V$	30	50	70	kΩ
R <sub>ON</sub>	resistor <sup>(3)</sup>	VIN = VSS	V <sub>DD</sub> = 3V		90 <sup>(1)</sup>		K22
t <sub>w(RSTL)out</sub>	Generated reset pulse duration	Internal reset sources			90 <sup>(1)</sup>	.19	μs
t <sub>h(RSTL)in</sub>	External reset pulse hold time <sup>(4)</sup>			20	21	Cir	μs
t <sub>g(RSTL)in</sub>	Filtered glitch duration				200		ns

- 1. Data based on characterization results, not tested in production.
- 2. The  $I_{IO}$  current sunk must always respect the absolute maximum rating specified in *Table 22: Current characteristics on page 31* and the sum of  $I_{IO}$  (I/O ports and control pins) must not exceed  $I_{VSS}$ .
- 3. The R $_{ON}$  pull-up equivalent resistor is based on a resistive transistor. Specified for voltages on  $\overline{RESET}$  pin between  $V_{ILmax}$  and  $V_{DD}$ .
- 4. To guarantee the reset of the device, a minimum pulse has to be applied to the RESET pin. All short pulses applied on RESET pin with a duration below the Rest. in can be ignored.

Electrical characteristics QST104

# 6.8 I<sup>2</sup>C control interface

Subject to general operating conditions for  $V_{DD}$ , and  $T_A$  unless otherwise specified.

The QST104 I<sup>2</sup>C interface meets the requirements of the Standard I<sup>2</sup>C communication protocol described in the following table with the restriction mentioned below:

Refer to I/O port characteristics for more details on the input/output alternate function characteristics (SDA and SCL).

Table 30. I2C characteristics

Cumb al	Powers at a se	100 kH:	z speed	Unit
Symbol	Parameter	Min. <sup>(1)</sup>	Max. <sup>(1)</sup>	Onit
t <sub>w(SCLL)</sub>	SCL clock low time	4.7		II.E
t <sub>w(SCLH)</sub>	SCL clock high time	4.0		μs
t <sub>su(SDA)</sub>	SDA setup time	250		ns
t <sub>h(SDA)</sub>	SDA data hold time	0 (2)		115
t <sub>r(SDA)</sub> t <sub>r(SCL)</sub>	SDA and SCL rise time		1000	ns
t <sub>f(SDA)</sub>	SDA and SCL fall time	6	300	115
t <sub>h(STA)</sub>	START condition hold time	4.0		116
t <sub>su(STA)</sub>	Repeated START condition setup time	4.7		μs
t <sub>su(STO)</sub>	STOP condition setup time	4.0		μs
t <sub>w(STO:STA)</sub>	STOP to START condition time (bus free)	4.7		μs
C <sub>b</sub>	Capacitive load for each bus line		400	pF

<sup>1.</sup> Data based on standard I2C protocol requirement, not tested in production.

Table 31. IRQ specific pin characteristics (1)

Symbol	Parameter	Conditions	Min.	Тур.	Max.	Unit
t <sub>W(IRQ)</sub>	IRQ pulse width		10		15	μs
R <sub>IRQ</sub>	IRQ internal pull-up (2)	$V_{DD} = 5V$	100	120	140	kO
	VIRQ Internal pull-up (=)	$V_{DD} = 3V$		300		kΩ

<sup>1.</sup> For additional pin parameters, please use the pin description in Section 6.6: KOUTn/OPTn/GPOn pin characteristics on page 34.

<sup>2.</sup> The maximum hold time of the START condition has only to be met if the interface does not stretch the low period of the SCL signal.

<sup>2.</sup> The  $\overline{\mbox{IRQ}}$  pull-up equivalent resistor is based on a resistive transistor.

QST104 Electrical characteristics




Figure 20. Typical application with I<sup>2</sup>C bus and timing diagram

5//

#### Package mechanical data 7




Figure 21. 32-pin low profile quad flat package (7x7) outline

Table 32. 32-pin low profile quad flat package mechanical data

Dim.	mm			inches <sup>(1)</sup>		
	Min.	Тур.	Max.	Min.	Тур.	Max.
Α			1.600			0.0630
<b>A</b> 1	0.050		0.150	0.0020		0.0059
A2	1.350	1.400	1.450	0.0531	0.0551	0.0571
b	0.300	0.370	0.450	0.0118	0.0146	0.0177
С	0.090		0.200	0.0035		0.0079
D	8.800	9.000	9.200	0.3465	0.3543	0.3622
D1	6.800	7.000	7.200	0.2677	0.2756	0.2835
D3		5.600			0.2205	
E	8.800	9.000	9.200	0.3465	0.3543	0.3622
E1	6.800	7.000	7.200	0.2677	0.2756	0.2835
E3		5.600			0.2205	
е		0.800			0.0315	161
L	0.450	0.600	0.750	0.0177	0.0236	0.0295
L1		1.000			0.0394	
K	0.0°	3.5°	7.0°	0.0°	3.5°	7.0°
	Tolerance (mm)			Tolerance (inches)		
ccc	0.10			0.0039		


<sup>1.</sup> Values in inches are converted from mm and rounded to 4 decimal digits.

Part numbering QST104

# 8 Part numbering

42/45

Table 33. Ordering information scheme



For a list of available options (speed, package, etc.) or for further information on any aspect of this device, please contact your nearest ST Sales Office.

The category of second Level Interconnect is marked on the package and on the inner box label, in compliance with JEDEC Standard JESD97. The maximum ratings related to soldering conditions are also marked on the inner box label.

### 9 Device revision information

#### 9.1 Device revision identification

The marking on the right side of the second line (Line B) of the package top face identifies the device revision.

Figure 22. Device revision identification (TQFP package)




Table 34. Device revision identification

Marking	Device revision
H00	V 1.0

The device revision can also be obtained using the GET\_DEVICE\_INFO I<sup>2</sup>C command. For more information, refer to *Section 4.9: Supported commands on page 16*.

# 9.2 Device revision history

This section identifies the device deviations from the present specification for each device revision.

#### 9.2.1 Revision 1.0

When the device enters low power mode, an additional sleep time is inserted after each burst, instead of once after every complete burst cycle. As a result, if only one burst is required, the sleep duration during low power mode is doubled. And if two bursts are required, the sleep duration is tripled.

In standalone mode, the 100ms sleep duration low power becomes either a 200ms or 300ms sleep duration depending on the number of bursts required.

In I2C mode, it is required to program a sleep duration for one half or a third of the desired sleep duration depending on the number of bursts required.

GET\_PROTOCOL\_VERSION returns 0x01 as I2CSpeed byte while it should return 0x00 (maximum speed is 100 kHz).

Revision history QST104

# 10 Revision history

Table 35. Document revision history

Date	Revision	Changes	
26-Nov-2007	1	Initial release.	
5-Feb-2008	2	Upgraded document status to datasheet.	



#### Please Read Carefully:

Information in this document is provided solely in connection with ST products. STMicroelectronics NV and its subsidiaries ("ST") reserve the right to make changes, corrections, modifications or improvements, to this document, and the products and services described herein at any time, without notice.

All ST products are sold pursuant to ST's terms and conditions of sale.

Purchasers are solely responsible for the choice, selection and use of the ST products and services described herein, and ST assumes no liability whatsoever relating to the choice, selection or use of the ST products and services described herein.

No license, express or implied, by estoppel or otherwise, to any intellectual property rights is granted under this document. If any part of this document refers to any third party products or services it shall not be deemed a license grant by ST for the use of such third party products or services, or any intellectual property contained therein or considered as a warranty covering the use in any manner whatsoever of such third party products or services or any intellectual property contained therein.

UNLESS OTHERWISE SET FORTH IN ST'S TERMS AND CONDITIONS OF SALE ST DISCLAIMS ANY EXPRESS OR IMPLIED WARRANTY WITH RESPECT TO THE USE AND/OR SALE OF ST PRODUCTS INCLUDING WITHOUT LIMITATION IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE (AND THEIR EQUIVALENTS UNDER THE LAWS OF ANY JURISDICTION), OR INFRINGEMENT OF ANY PATENT, COPYRIGHT OR OTHER INTELLECTUAL PROPERTY RIGHT.

UNLESS EXPRESSLY APPROVED IN WRITING BY AN AUTHORIZED ST REPRESENTATIVE, ST PRODUCTS ARE NOT RECOMMENDED, AUTHORIZED OR WARRANTED FOR USE IN MILITARY, AIR CRAFT, SPACE, LIFE SAVING, OR LIFE SUSTAINING APPLICATIONS, NOR IN PRODUCTS OR SYSTEMS WHERE FAILURE OR MALFUNCTION MAY RESULT IN PERSONAL INJURY, DEATH, OR SEVERE PROPERTY OR ENVIRONMENTAL DAMAGE. ST PRODUCTS WHICH ARE NOT SPECIFIED AS "AUTOMOTIVE GRADE" MAY ONLY BE USED IN AUTOMOTIVE APPLICATIONS AT USER'S OWN RISK.

Resale of ST products with provisions different from the statements and/or technical features set forth in this document shall immediately void any warranty granted by ST for the ST product or service described herein and shall not create or extend in any manner whatsoever, any liability of ST.

ST and the ST logo are trademarks or registered trademarks of ST in various countries.

Information in this document supersedes and replaces all information previously supplied.

The ST logo is a registered trademark of STMicroelectronics. All other names are the property of their respective owners.

© 2008 STMicroelectronics - All rights reserved

STMicroelectronics group of companies

Australia - Belgium - Brazil - Canada - China - Czech Republic - Finland - France - Germany - Hong Kong - India - Israel - Italy - Japan - Malaysia - Malta - Morocco - Singapore - Spain - Sweden - Switzerland - United Kingdom - United States of America

www.st.com

