

L6911E


5-Bit programmable step down controller with synchronous rectification

Features

- Operating supply IC voltage from 5V to 12V buses
- Up to 1.3A gate current capability
- TTL-compatible 5 bit programmable output compliant with VRM 8.5 : 1.050V to 1.825V with 0.025V binary steps
- Voltage mode PWM control
- Excellent output accuracy: ±1% over line and temperature variations
- Very fast load transient response: from 0% to 100% Duty Cycle
- Power good output voltage
- Overvoltage protection and monitor
- Overcurrent protection realized using the upper MOSFET's R_{ds(ON)}
- 200kHz internal oscillator
- Oscillator externally adjustable from 50kHz to 1MHz
- Soft start and inhibit functions

Applications

- Power supply for advanced microprocessor no.
- Distributed power supply



Description

The device is a power supply controlled specifically designed to provide a high performance DC/DC conversion for high current microprocessors. A precise 5 bit digital to analog converter (DAC) allows to acjust the output voltage from 1.050 to 1.825 with 25mV binary steps.

The high prediction internal reference assures the selected curput voltage to be within $\pm 1\%$. The high peak current gate drive affords to have fast whiching to the external power mos providing low switching losses.

The device assures a fast protection against load overcurrent and load over-voltage. An external SCR is triggered to crowbar the input supply in case of hard overvoltage. An internal crowbar is also provided turning on the low side mosfet as long as the over-voltage is detected. In case of over-current detection, the soft start capacitor is discharged an the system works in HICCUP mode.

Table 1. Device summary

Part Number	Package	Packaging
L6911E	TSSOP8	Tube
L6911ETR	TSSOP8	Tape and reel

April 2007

Contents

1	Bloc	k diagram
2	Pin s	settings
	2.1	Pin connection
	2.2	Pin description
3	Elect	trical data
	3.1	Maximum ratings
	3.2	Thermal data
4	Elect	trical characteristics
	4.1	VID Setting
5	Devi	ce description 10 Oscillator 10
	5.1	Oscillator
	5.2	Digital to applog convertor
	5.3	Soft start and inhibit
	5.4	Driver section
	5.5	Monitor and protection
	5.6	Inductor design
	5.7	Output capacitor
	5.8	Input capacitor
	5.9	Compensation network design 18
6	VDM	demo board description
0	0	•
~10 ⁵⁰¹	6.1	Efficiency
00-5	6.2	Inductor design
	6.3	Output capacitor
	6.4	Input capacitor
	6.5	Over-current protection




7	Connector pin orientation	27
8	PCB and components layout	28
9	Package mechanical data	31
10	Revision history	33

obsolete Product(s)-Obsolete Product(s)

1 Block diagram






2 **Pin settings**

2.1 **Pin connection**

Figure 2. Pin connection (top view)



Pin description 2.2

Table 2. Pin description

	N°	Name	Description
	1	VSEN	Connected to the output voltage is able to manage over-voltage conditions and the PGOOD signal.
	2	OCSET	A resistor connected from this pin and the upper Mos Drain sets the current limit protection. The internal 200μ A current generator sinks a current from the drain through the external resistor. The Over-Current threshold is due to the following equation:
		arod	$H_{P} = \frac{I_{OCSET} \models R_{OCSET}}{R_{DSon}}$
018	3	SS/INH	The soft start time is programmed connecting an external capacitor from this pin and GND. The internal current generator forces through the capacitor $10\mu A$. This pin can be used to disable the device forcing a voltage lower than 0.4V
Obsu	4 - 8	VID0 - 4	Voltage Identification Code pins. These input are internally pulled-up and TTL compatible. They are used to program the output voltage as specified in <i>Table 6 on page 9</i> and to set the overvoltage and power good thresholds. Connect to GND to program a '0' while leave floating to program a '1'.
	9	COMP	This pin is connected to the error amplifier output and is used to compensate the voltage control feedback loop.
	10	FB	This pin is connected to the error amplifier inverting input and is used to compensate the voltage control feedback loop.



N°	Name	Description
11	GND	All the internal references are referred to this pin. Connect it to the PCB signal ground.
12	PGOOD	This pin is an open collector output and is pulled low if the output voltage is not within the above specified threshlds. If not used may be left floating.
13	PHASE	This pin is connected to the source of the upper mosfet and provides the return path for the high side driver. This pin monitors the drop across the upper mosfet for the current limit.
14	UGATE	High side gate driver output.
15	BOOT	Bootstrap capacitor pin. Through this pin is supplied the high side driver and the upper mosfet. Connect through a capacitor to the PHASE pin and through a diode to Vcc (catode vs boot).
16	PGND	Power ground pin. This pin has to be connected closely to the low side mosfet source in order to reduce the noise injection into the device
17	LGATE	This pin is the lower mosfet gate driver output
18	VCC	Device supply voltage. The operative supply voltage range is from 4.5 to 12V. DO NOT CONNECT V_{IN} to 12V if V_{CC} IS 5V.
19	OVP	Over voltage protection. If the output voltage reach the 15% above the programmed voltage this pin is driven high and can be used to drive an external SCR that crowbar the supply voltage. If not used, it may be left floating.
20	RT	Oscillator switching frequency pin. Connecting an external resistor from this pin to GND, the external frequency is increased according to the equation: $f_{S} = 200 \text{kHz} + \frac{5 \cdot 10^{6}}{\text{R}_{T}(\text{k}\Omega)}$ Connecting a resistor from this pin to Vcc (12V), the switching frequency is reduced according to the equation: $f_{S} = 200 \text{kHz} - \frac{4 \cdot 10^{7}}{\text{R}_{T}(\text{k}\Omega)}$ If the pin is not connected, the switching frequency is 200KHz. The voltage at this pin is fixed at 1.23V. Forcing a 50µA current into this pin, the built in oscillator stops to switch.
50	210	built in oscillator stops to switch.

3 **Electrical data**

3.1 **Maximum ratings**

Table 3. Absolute maximum ratings

Symbol	Parameter ⁽¹⁾	Value	Unit
Vcc	Vcc to GND, PGND	15	V
V _{BOOT} V _{PHASE}	Boot Voltage	15	V
V _{HGATE} -V _{PHASE}		15	V
	OCSET, PHASE, LGATE	-0.3 to Vcc+0.3	V
	ROSC, SS, FB, PGOOD, VSEN	7	V
	COMP, OVP	6.5	V

Thermal data 3.2

Table 4. Thermal data

	Table 4. Ther		oducti	-1
	Symbol R _{thJA}	Parameter Thermal resistance junction to ambient	Value 110	Unit °C/W
	T _{max}	Maximum junction temperature	150	°C
	T _{STG}	Storage temperature range	-40 to 150	°C
	TJ	Junction temperature range	0 to 125	°C
0	etepre			

4 Electrical characteristics

Symbol	Parameter	Test condition	Min	Тур	Мах	Uni
V _{CC} suppl	y current					
lcc	Vcc supply current	UGATE and LGATE open		5		mA
Power-ON						
	Turn-On V _{CC} threshold	V _{OCSET} = 4.5V			4.6	V
	Turn-Off V _{CC} threshold	V _{OCSET} = 4.5V	3.6			V
	Rising V _{OCSET} threshold			1.26		V
I _{SS}	Soft start current			10		μA
Oscillator	l	1			10	5
	Free running frequency	RT = OPEN	180	200	220	kHz
	Total Variation	6 KΩ < R _T to GND < 200 KΩ	-15	90,	15	%
ΔV_{OSC}	Ramp amplitude	RT = OPEN	5	1.9		Vp-
Reference	and DAC					
	DACOUT voltage accuracy	VID0, VID1,VID2, VID3, VID25mV see Table 6 on page 9; $T_A = 0$ to 70°C	-1		1	%
	VID Pull-Up voltage	005		3.1		V
Error amp	lifier					
	DC gain			88		dB
GBWP	Gain-bandwidth product			15		MH
SR	Slew-rate	COMP = 10pF		10		V/μ
Gate drive	ers O					
I _{UGATE}	High side source current	V _{BOOT} - V _{PHASE} = 12V, V _{UGATE} - V _{PHASE} = 6V	1	1.3		A
R _{UGATE}	High side sink resistance	$V_{BOOT} - V_{PHASE} = 12V,$ $I_{UGATE} = 300mA$		2	4	Ω
I _{LGATE}	Low side source current	$V_{CC} = 12V, V_{LGATE} = 6V$	0.9	1.1		Α
R _{LGATE}	Low side sink resistance	Vcc=12V, I _{LGATE} = 300mA		1.5	3	Ω
	Output driver dead time	PHASE connected to GND		120		nS
Protectior	15					
Protectior	Over voltage trip (V _{SEN} /DACOUT)	V _{SEN} rising		117	120	%



Table 5. Electrical characteristic ($v_{CC} = 12v$, $T_A = 25$ C unless otherwise specified) (continued)							
Symbol	Parameter	Test condition	Min	Тур	Max	Unit	
I _{OVP}	OVP sourcing current	$V_{SEN} > OVP \text{ trip, } V_{OVP} = 0V$	60			mA	
Power GO	OD						
	Upper threshold (V _{SEN} /DACOUT)	V _{SEN} rising	108	110	112	%	
	Lower threshold (V _{SEN} /DACOUT)	V _{SEN} falling	88	90	92	%	
	Hysteresis (V _{SEN} /DACOUT)	Upper and lower threshold		2		%	
V _{PGOOD}	PGOOD voltage low	I _{PGOOD} = -5mA		0.5		V	

Table 5. Electrical characteristic ($V_{CC} = 12V$: $T_A = 25^{\circ}C$ unless otherwise specified) (continued)

4.1 VID Setting

VID4					Output	VID4					Output
(25mV)	VID3	VID2	VID1	VID0	Voltage (V)	(25mV)	VID3	VID2	VID1	VIDO	Voltage (V)
0	0	1	0	0	1.050	0	1	1	0	0	1.450
1	0	1	0	0	1.075	1	1	0	0	0	1.475
0	0	0	1	1	1.100	0	2	0	1	1	1.500
1	0	0	1	1	1.125	1) 1	0	1	1	1.525
0	0	0	1	0	1.150	0	1	0	1	0	1.550
1	0	0	1	0	1.175	5	1	0	1	0	1.575
0	0	0	0	1	1.200	0	1	0	0	1	1.600
1	0	0	0	1	1.225	1	1	0	0	1	1.625
0	0	0	0	0	1.250	0	1	0	0	0	1.650
1	0	0	0	0	1.275	1	1	0	0	0	1.675
0	1	0		1	1.300	0	0	1	1	1	1.700
1	1	21	1	1	1.325	1	0	1	1	1	1.725
0	0	1	1	0	1.350	0	0	1	1	0	1.750
10	1	1	1	0	1.375	1	0	1	1	0	1.775
0	1	1	0	1	1.400	0	0	1	0	1	1.800
1	1	1	0	1	1.425	1	0	1	0	1	1.825





Device description 5

The device is an integrated circuit realized in BCD technology. It provides complete control logic and protections for a high performance step-down DC-DC converter optimized for microprocessor power supply. It is designed to drive N Channel Mosfets in a synchronousrectified buck topology. The device works properly with Vcc ranging from 5V to 12V and regulates the output voltage starting from a 1.26V power stage supply voltage (Vin). The output voltage of the converter can be precisely regulated, programming the VID pins, from 1.050V to 1.825V with 25mV binary steps, with a maximum tolerance of ±1% over temperature and line voltage variations. The device provides voltage-mode control with fast transient response. It includes a 200kHz free-running oscillator that is adjustable from 50kHz to 1MHz. The error amplifier features a 15MHz gain-bandwidth product and 10V/ms slew rate which permits high converter bandwidth for fast transient performance. The resulting PWM duty cycle ranges from 0% to 100%. The device protects against overcurrent conditions entering in HICCUP mode. The device monitors the current by using the r_{ds(ON)} of the upper MOSFET which eliminates the need for a current sensing resistor.

The device is available in SO20 package.

5.1 Oscillator

The switching frequency is internally fixed to 200kHz. The internal oscillator generates the triangular waveform for the PWM charging and discharging with a constant current an internal capacitor. The current delivered to the oscillator is tipically 50µA (F_{SW} = 200KHz) and may be varied using an external resistor (R_T) connected between RT pin and GND or VCC. Since the RT pin is maintained at fixed voltage (typ. 1.235V), the frequency is varied proportionally to the current sinked (forced) from (into) the pin.

 $f_{S} = 200 \text{kHz} + \frac{4.94 \cdot 10^{6}}{R_{T}(k\Omega)}$ In particular connecting it to GND the frequency is increased (current is sinked from the pin),



Connecting R_T to V_{CC} = 12V or to V_{CC} = 5V the frequency is reduced (current is forced into the pin), according to the following relationships:

Equation 2

$$f_{S} = 200 \text{ kHz} + \frac{4.306 \cdot 10^{7}}{R_{T}(k\Omega)}$$
 $V_{CC} = 12V$


Equation 3

$$f_{S} = 200 \text{kHz} + \frac{15 \cdot 10^{7}}{\text{R}_{T}(\text{k}\Omega)} \qquad \qquad \text{V}_{CC} = 5\text{V}$$

Switching frequency variations vs. R_T are reported in *Figure 3 on page 11*.

Note: That forcing a 50μ A current into this pin, the device stops switching because no current is delivered to the oscillator.

Figure 3. Switching frequency variations vs. R_T



5.2 Digital to analog converter

The built-in digital to analog converter allows the adjustment of the output voltage from 1.050V to 1.825V with 25mV binary steps as shown in the previous *Table 6: VID Setting on page 9*. The internal reference is trimmed to ensure the precision of 1%.

The internal reference voltage for the regulation is programmed by the voltage identification (VID) pins. These are TTL compatible inputs of an internal DAC that is realised by means of a series of resistors rpoviding a partition of the internal voltage reference. The VID code drives a multiplexer that selects a voltage on a precise point of the divider. The DAC output is delivered to an amplifier obtaining the VPROG voltage reference (i.e. the set-point of the error amplifier). Internal pull-ups are provided (realized with a 5μ A current generator); in this way, to program a logic "1" it is enough to leave the pin floating, while to program a logic "0" it is enough to short the pin to GND.

The voltage identification (VID) pin configuration also sets the power-good thresholds (PGOOD) and the over- voltage protection (OVP) thresholds.

5.3 Soft start and inhibit

At start-up a ramp is generated charging the external capacitor C_{SS} by means of a 10µA constant current, as shown in *Figure 4 on page 13*

When the voltage across the soft start capacitor (V_{SS}) reaches 0.5V the lower power MOS is turned on to discharge the output capacitor. As V_{SS} reaches 1V (i.e. the oscillator triangular wave inferior limit) also the upper MOS begins to switch and the output voltage starts to increase.

The VSS growing voltage initially clamps the output of the error amplifier, and consequently VOUT linearly increases, as shown in *Figure 4 on page 13*. In this phase the system works in open loop. When VSS is equal to VCOMP the clamp on the output of the error amplifier is released. In any case another clamp on the non-inverting input of the error amplifier remains active, allowing to VOUT to grow with a lower slope (i.e. the slope of the VSS voltage, see *Figure 4 on page 13*). In this second phase the system works in closed loop with a growing reference. As the output voltage reaches the desired value VPROG, also the clamp on the error amplifier input is removed, and the soft start finishes. Vss increases until a maximum value of about 4V.

The Soft-Start will not take place, and the relative pin is internally shorted to GND, if both VCC and OCSET pins are not above their own Turn-On thresholds; in this way the device starts switching only if both the power supplies are present. During normal operation, if any under-voltage is detected on one of the two supplies, the SS pin is internally shorted to GND and so the SS capacitor is rapidly discharged.

The device goes in INHIBIT state forcing SS pin below 0.4V. In this condition both external MOSFETS are kept OFF.






Figure 4. Soft start

5.4 Driver section

The driver capability on the high and low side drivers allows to use different types of power MOS (also multiple MOS to reduce the $R_{ds(ON)}$), maintaining fast switching transition.

The low-side mos driver is supplied directly by Vcc while the high-side driver is supplied by the BOOT pin.


Adaptative dead time control is implemented to prevent cross-conduction and allow to use many kinds of mosfets. The upper mos turn-on is avoided if the lower gate is over about 200mV while the lower mos turn-on is avoided if the PHASE pin is over about 500mV. The upper mos is in any case turned-on after 200nS from the low side turn-off.

The peak current is shown for both the upper (*Figure 5 on page 14*) and the lowr (*Figure 6 on page 14*) driver at 5V and 12V. a 4nF capacitive load has been used in these measurements.


For the lower driver, the source peak current is 1.1A @ V_{CC} = 12V and 500mA @ V_{CC} = 5V, and the sink peak current is 1.3A @ V_{CC} = 12V and 500mA @ V_{CC} = 5V.

Similary, for the upper driver, the source peak current is 1.3A @ Vboot-Vphase = 12V and 600mA @ Vboot-Vphase = 5V, and the sink peak current is 1.3A @ Vboot-Vphase = 12V and 550mA @ Vboot-Vphase = 5V.











Productls

5.5 Monitor and protection

The output voltage is monitored by means of pin 1 (VSEN). If it is not within $\pm 10\%$ (typ.) of the programmed value, the powergood output is forced low.

The device provides overvoltage protection, when the output voltage reaches a value 17% (typ.) greater than the nominal one. If the output voltage exceed this threshold, the OVP pin is forced high (5V) and the lower driver is turned on as long as the over-voltage is detected. The OVP pin is capable to deliver up to 60mA (min) in order to trigger an external SCR connected to burn the input fuse. The low-side mosfet turn-on implement this function when the SCR is not used and helps in keeping the ouput low.

To perform the overcurrent protection the device compares the drop across the high side MOS, due to its

RDSON, with the voltage across the external resistor (R_{OCS}) connected between the OCSET pin and drain of the upper MOS. Thus the overcurrent threshold (I_P) can be calculated with the following relationship:

Equation 4

$$I_{P} = \frac{I_{OCS} \cdot R_{OCS}}{R_{DSON}}$$

where the typical value of I_{OCS} is 200µA.

To calculate the R_{OCS} value it must be considered the maximum R_{DSON} (also the variation with temperature) and the minimum value of I_{OCS} . To avoid undesirable trigger of overcurrent protection this relationship must be satisfied:


Equation 5

 $I_{P} \ge I_{OUTMAX} + \frac{\Delta I}{2} = I_{PEAK}$

where ΔI is the inductance ripple current and I_{OUTMAX} is the maximum output current.

In case of output short circuit the soft start capacitor is discharged with constant current (10μ A typ.) and when the SS pin reaches 0.5V the soft start phase is restarted. During the soft start the over-current protection is always active and if such kind of event occours, the device turns off both mosfets, and the SS capacitor is dicharged again after reaching the upper threshold of about 4V. The system is now working in HICCUP mode, as shown in *Figure 7 on page 16* a. After removing the cause of the over-current, the device restart working normally without power supplies turn off and on.






Hiccup mode and Inductor ripple current vs. VOUT Figure 7.

5.6 Inductor design

The inductance value is defined by a compromise between the transient response time, the efficiency, the cost and the size. The inductor has to be calculated to sustain the output and the input voltage variation to maintain the ripple current ΔI_1 between 20% and 30% of the maximum output current. The inductance value can be calculated with this relationship:

Equation 6



Where f_{SW} is the switching frequency, V_{IN} is the input voltage and V_{OUT} is the output voltage. Figure 7 b shows the ripple current vs. the output voltage for different values of the inductor, with vin = 5V and Vin = 12V.

Increasing the value of the inductance reduces the ripple current but, at the same time, reduces the converter response time to a load transient. If the compensation network is well designed, the device is able to open or close the duty cycle up to 100% or down to 0%. The response time is now the time required by the inductor to change its current from initial to final value. Since the inductor has not finished its charging time, the output current is supplied by the output capacitors. Minimizing the response time can minimize the output capacitance required.

The response time to a load transient is different for the application or the removal of the load: if during the application of the load the inductor is charged by a voltage equal to the difference between the input and the output voltage, during the removal it is discharged only by the output voltage. The following expressions give approximate response time for ΔI load transient in case of enough fast compensation network response:



L6911E

Equation 7

$$t_{application} = \frac{L \cdot \Delta I}{V_{IN} - V_{OUT}}$$

Equation 8

The worst condition depends on the input voltage available and the output voltage selected. Anyway the worst case is the response time after removal of the load with the minimum output voltage programmed and the maximum input voltage available.

 $t_{removal} = \frac{L \cdot \Delta I}{V_{OUT}}$

5.7 Output capacitor

(5)

Since the microprocessors require a current variation beyond 10A doing load transients, with a slope in the range of tenth A/ μ sec, the output capacitor is a basic component for the fast response of the power supply. In fact for first few microseconds they supply the current to the load. The controller recognizes immediately the load transient and sets the duty cycle at 100%, but the current slope is limited by the inductor value.

The output voltage has a first drop due to the current variation inside the capacitor (neglecting the effect of the ESL):

Equation 9

 $\Delta V_{OUT} = \Delta I_{OUT} \cdot ESR$

A minimum capacitor value is required to sustain the current during the load transient without discharge it. The voltage drop due to the output capacitor discharge is given by the following equation:

Equation 10

$$\Delta V_{OUT} = \frac{\Delta I_{OUT}^2 L}{2 \cdot C_{OUT} \cdot (V_{INMIN} \cdot D_{MAX} - V_{OUT})}$$

Where D_{MAX} is the maximum duty cycle value that is 100%. The lower is the ESR, the lower is the output drop during load transient and the lower is the output voltage static ripple.



bsoli

roductles

5.8 Input capacitor

The input capacitor has to sustain the ripple current produced during the on time of the upper MOS, so it must have a low ESR to minimize the losses. The rms value of this ripple is:

Equation 11

$$I_{\rm rms} = I_{\rm OUT} \sqrt{D \cdot (1 - D)}$$

Where D is the duty cycle. The equation reaches its maximum value with D = 0.5. The losses in worst case are:

Equation 12


$$P = ESR \cdot I_{rms}^2$$

5.9 Compensation network design

The control loop is a voltage mode (*Figure 9 on page 19*) that uses a droop function to satisfy the requirements for a VRM module, reducing the size and the cost of the output capacitor.

This method "recovers" part of the drop due to the output capacitor ESR in the load transient, introducing a dependence of the output voltage on the load current: at light load the output voltage will be higher than the nominal level, while at high load the output voltage will be lower than the nominal value.

Figure 8. Output transient response without (a) and with (b) the droop function






As shown in Figure 8 on page 18, the ESR drop is present in any case, but using the droop function the total deviation of the output voltage is minimized. In practice the droop function introduces a static error (Vdroop in Figure 8 on page 18) proportional to the output current. Since a sense resistor is not present, the output DC current is measured by using the intrinsic resistance of the inductance (a few $m\Omega$). So the low-pass filtered inductor voltage (that is the inductor current) is added to the feedback signal, implementing the droop function in a simple way. Referring to the schematic in Figure 9, the static characteristic of the closed loop system is:

Equation 13

$$V_{OUT} = V_{PROG} + V_{PROG} \cdot \frac{R3 + R8 //R9}{R2} - \frac{R_L \cdot R8 //R9}{R8} \cdot I_{OUT}$$

Where V_{PROG} is the output voltage of the digital to analog converter (i.e. the set point) and RL is the inductance resistance. The second term of the equation allows a positive offset at zero load (ΔV^+); the third term introduces the droop effect (ΔV_{DROOP}). Note that the droop effect is equal the ESR drop if: te Product

Equation 14






Figure 9. **Compensation network** Considering the previous relationships R2, R3, R8 and R9 may be determined in order to obtain the desired droop effect as follow:

- Choose a value for R2 in the range of hundreds of KΩ to obtain realistic values for the other components.
- From the above equations, it results:

Equation 15

$$R8 = \frac{\Delta V^{+} \cdot R2}{V_{PROG}} \cdot \frac{R_{L} \cdot I_{MAX}}{\Delta V_{DROOP}}$$

Equation 16

$$R9 = R8 \cdot \frac{\Delta V_{DROOP}}{R_{L} \cdot I_{MAX}} \cdot \frac{1}{1 + \frac{\Delta V_{DROOP}}{R_{L} \cdot I_{MAX}}}$$


Where I_{MAX} is the maximum output current.


 The component R3 must be chosen in order to obtain R3 << R8//R9 to permit these and successive simplifications.

Therefore, with the droop function the output voltage decreases as the load current increases, so the DC output impedance is equal to a resistance R_{OUT}. It is easy to verify that the output voltage deviation under load transient is minimum when the output impedance is constant with frequency.



To choose the other components of the compensation network, the transfer function of the voltage loop is considered. To simplify the analysis is supposed that R3 << Rd, where Rd = (R8//R9).





The transfer function may be evaluated neglecting the connection of R8 to PHASE because, as will see later, this connection is important only at low frequencies. So R4 is considered connected to VOUT. Under this assumption, the voltage loop has the following transfer function:

Equation 17

Equation 17

$$Gloop(s) = Av(s) \cdot R(s) = Av(s) \cdot \frac{Zf(s)}{Zi(s)} \quad \text{where} \quad Av(s) = \frac{Vin}{\Delta V_{osc}} \cdot \frac{Z_{C}(s)}{Z_{C}(s) + Z_{L}(s)}$$

Where $Z_{C}(s)$ and $Z_{L}(s)$ are the output capacitor and inductor impedance respectively. The expression of $Z_{I}(s)$ may be simplified as follow:



Equation 18

$$\frac{\operatorname{Rd} \cdot \frac{1}{s} \cdot \operatorname{C25}}{\operatorname{Rd} + \frac{1}{s} \cdot \operatorname{C25}} + \frac{\left(\operatorname{R4} + \frac{1}{s} \cdot \operatorname{C20}\right) \cdot \operatorname{R3}}{\left(\operatorname{R4} + \frac{1}{s} \cdot \operatorname{C20}\right) + \operatorname{R3}} = \frac{\operatorname{Rd}\left(1 + s \cdot (\tau_1 + \tau_d) + s^2 \cdot \frac{\operatorname{R3}}{\operatorname{R_d}} \cdot \tau_1 \cdot \tau_d\right)}{(1 + s \cdot \tau_2) \cdot (1 + s \cdot \tau_d)} = \operatorname{Rd}\frac{\left(1 + s \frac{\operatorname{R3}}{\operatorname{R_d}} \cdot \tau_d\right) \cdot (1 + s \cdot \tau_d)}{(1 + s \cdot \tau_2) \cdot (1 + s \cdot \tau_d)}$$

Where: $\tau_1 = R4 \times C20$, $\tau_2 = (R4+R3) \times C20$ and $\tau_d = Rd \times C25$.

The regulator transfer function became now:

Equation 19

$$\mathsf{R}(\mathsf{s}) \approx \frac{(1 + \mathsf{s} \cdot \tau_2) \cdot (1 + \mathsf{s} \cdot \tau_d)}{\mathsf{s} \cdot \mathsf{C18} \cdot \mathsf{R}_d \cdot \left(1 + \mathsf{s} \frac{\mathsf{R3}}{\mathsf{R}_d} \cdot \tau_d\right) \cdot (1 + \mathsf{s} \cdot \tau_1)}$$

Figure 10 on page 21 shows a method to select the regulator components (please note that the frequencies f_{EC} and f_{CC} corresponds to the singularities introduced by additional ceramic capacitors in parallel to the output main electrolytic capacitor).

 To obtain a flat frequency response of the output impedance, the droop time constant τ_d has to be equal to the inductor time constant (see the note at the end of the section):

Equation 20

$$\tau_{d} = R_{d} \cdot C25 = \frac{L}{R_{L}} = \tau_{L} \implies C25 = \frac{L}{(R_{L} \cdot R_{d})}$$

 To obtain a constant -20dB/dec Gloop(s) shape the singularity f₁ and f₂ are placed in proximity of f_{CE} and f_{LC} respectively. This implies that:

Equation 21

$$\frac{f_2}{f_1} = \frac{f_{LC}}{f_{CE}} \implies R4 = R3 \cdot \left(\frac{f_{LC}}{f_{CE}} - 1\right)$$
$$f1 = f_{CE} \implies C20 = \frac{1}{2} \cdot \pi \cdot R4 \cdot f_{CE}$$

To obtain a Gloop bandwidth of f_C, results:


Equation 22

$$f_{LC} = 1 \cdot f_C \quad \Rightarrow \quad G_0 = A_0 \cdot R_0 = \frac{VIN}{\Delta Vosc} \cdot \frac{C20 //C25}{C18} = \frac{f_C}{f_{LC}} \quad \Rightarrow \quad C18 = \frac{VIN}{\Delta Vosc} \cdot \frac{C20 \cdot C25}{C20 + C25}$$

Note: To understand the reason of the previous assumption, the scheme in Figure 11 on page 23 must be considered.

In this scheme, the inductor current has been substituted by the load current, because in the frequencies range of interest for the Droop function these current are substantially the same and it was supposed that the droop network don't represent a charge for the inductor.

Figure 11. Voltage regulation with droop function block scheme



It results:

Equation 23

$$Z_{OUT} = \frac{V_o}{I_{LOAD}} = R_d \cdot \frac{1 + s\tau_L}{1 + s\tau_d} \cdot \frac{G_{LOOP}}{1 + G_{LOOP}} = R_{OUT} \cdot \frac{1 + s\tau_L}{1 + s\tau_d}$$

Because in the interested range IGloopl>>1.

To obtain a flat shape, the relationship considered will naturally follow.



6 VRM demo board description

Figure 12 shows the schematic circuit of the VRM evaluation board. The design has been developed for a VRM 8.5 Flexible Motherboard applicaton delivering up to 28.5A.

An additional circuit sense a Vtt bus (1.2V typ.) and generate a 2.5mS (typ.) delayed Vtt_PWRGD signal when this rail is over 1.1V. The assertion of the Vtt_PWRGD signal enables the device together with the ENOUT input.






Figure 12. Schematic circuit

6.1 Efficiency

The measured efficiency versus load current at different output voltages is shown in *Figure 13.* In the application two Mosfets STS12NF30L (30V, $8.5m\Omega$ typ with V_{GS} = 12V) connected in parallel are used for the High Side, while three of them are used for the Low Side.





6.2 Inductor design

Since the maximum output current is 28.5A, to have a 20% ripple (5A) the inductor chosen is $1.5\mu H.$

6.3 Output capacitor

In the demo six OSCON capacitors, model 6SP680M, are used, with a maximum ESR equal to $12m\Omega$ each. Therefore the resultant ESR is of $2m\Omega$. For load transient of 28.5A in the worst case the voltage drop is of:

Equation 24

```
\DeltaVout = 28.5 * 0.002 = 57mV
```

The voltage drop due to the capacitor discharge during load transient, considering that the maximum duty cicle is equal to 100% results in 46.5mV with 1.85V of programmed output.



6.4 Input capacitor

For I_{OUT} = 28.5A and with D = 0.5(worst case for input current ripple), Irms is equal to 17.8A. Three OSCON electrolityc capacitors 6SP680M, with a maximum ESR equal to 12m Ω , are chosen to substain the ripple. So the losses in worst case are:

Equation 25

 $P = ESR \cdot I_{rms}^2 = (1.25(670)m)W$

6.5 Over-current protection

Substituting the demo board parameters in the relationship reported in the relative section, $(I_{OCSMIN} = 170 \mu A; I_P = 33A; R_{DSONMAX} = 3m\Omega)$ it results that $R_{OCS} = 1k\Omega$.




7 Connector pin orientation


Table 7. Connector pin orientation


Pin #	Row A	Pin #	Row B
1	5Vin	50	5Vin
2	5Vin	49	5Vin
3	5Vin	48	5Vin
4	5Vin	47	5Vin
5	12Vin	46	12Vin
6	12Vin	45	12Vin
7	Reserved	44	No Contact
8	VID0	43	VID1
9	VID2	42	VID3
10	VID4 (25mV)	41	PWRGD
11	OUTEN	40	Ishare
12	V _{TT_PWRGD}	39	VTT
13	Vss	38	Vss
14	Vcc _{CORE}	37	Vss
15	Vcc _{CORE}	36	Vcc _{CORE}
16	Vss	35	Vss
17	Vcc _{CORE}	34	Vcc _{CORE}
Mechanical	Key	1	
18	Vss	33	Vss
19	Vcc _{CORE}	32	Vcc _{CORE}
20	Vss	31	Vss
21	Vcc _{CORE}	30	Vcc _{CORE}
22	Vss	29	Vss
22 23 24 25	Vcc _{CORE}	28	Vcc _{CORE}
24	Vss	27	Vss
25	Vcc _{CORE}	26	Vcc _{CORE}



8 PCB and components layout











Figure 16. PCB and components layouts



		Res	sistors		
	R1	Not Mounted		SMD 0805	
	R2	470K	1%	SMD 0805	
	R3	1K		SMD 0805	
	R4	82		SMD 0805	
	R5	Not Mounted		SMD 0805	
	R6	20K		SMD 0805	
	R7	680		SMD 0805	
	R8	13K		SMD 0805	
	R9	100K		SMD 0805	
	R10	6.8K	1%	SMD 0805	
	R11	10K	1%	SMD 0805	
	R12	1K		SMD 0805	
	R13	10K		SMD 0805	
	R14	8.2Ω	.00	SMD 0805	
	R15	1K	00	SMD 0805	
	Capacitors				
-	C1-C3	680μF- 6.3V	OSCON 6SP680M	Radial 10x10.5	
	C4-C9	820 μF – 4V or 680μF – 6.3V	OSCON 4SP820M OSCON 6SP680M	Radial 10x10.5 Radial 10x10.5	
	C10	1nF		SMD 0805	
	C11,C13-C16	100nF		SMD 0805	
	C12	51μF		SMD 0805	
	C17	47nF		SMD 0805	
	C18	3.3nF		SMD 0805	
	C19	Not Mounted		SMD 0805	
	C20	100nF		SMD 0805	
10	Magnetics				
Olk	L1	1.5µH	T44-52 Core, 7T - 18AWG		
ans	L2	1.8µH	T50-52B Core, 8T – 16AWG		
obsole	Transistors				
	Q1-Q5	STS12NF30L or FDS6670	STMicroelectronics Fairchild	SO8 SO8	
	Q6	Signal NPN BJT		SOT23	
	Q7	Signal MOSFET		SOT23	



Table	8.	Part	list	(continued)
-------	----	------	------	-------------

Diodes			
D1	1N4148		SOT23
D2	STPS3L25U	STMicroelectronics	SMB
D3			
lcs			
U1	L6911E	STMicroelectronics	SO20
U2	TLC7701QD	Texas Instruments	SO8
Fuse			
F1	251015A-15A	Littlefuse	AXIAL

obsolete Product(s) - Obsolete Product(s)



9 Package mechanical data

In order to meet environmental requirements, ST offers these devices in ECOPACK® packages. These packages have a Lead-free second level interconnect. The category of second level interconnect is marked on the package and on the inner box label, in compliance with JEDEC Standard JESD97. The maximum ratings related to soldering conditions are also marked on the inner box label. ECOPACK is an ST trademark. ECOPACK specifications are available at: www.st.com

obsolete Product(s). Obsolete Product(s






Figure 17. SO20 Mechanical data & package dimensions



L6911E

10 Revision history

Table 9. Revision history

Date	Revision	Changes
15-Nov-2001	2	Preliminary version
10-Apr-2007	3	Document has been reformatted, updated Table 3.

obsolete Product(s). Obsolete Product(s)



Please Read Carefully:

Information in this document is provided solely in connection with ST products. STMicroelectronics NV and its subsidiaries ("ST") reserve the right to make changes, corrections, modifications or improvements, to this document, and the products and services described herein at any time, without notice.

All ST products are sold pursuant to ST's terms and conditions of sale.

Purchasers are solely responsible for the choice, selection and use of the ST products and services described herein, and ST assumes no liability whatsoever relating to the choice, selection or use of the ST products and services described herein.

No license, express or implied, by estoppel or otherwise, to any intellectual property rights is granted under this document. If any part of this document refers to any third party products or services it shall not be deemed a license grant by ST for the use of such third party products or services, or any intellectual property contained therein or considered as a warranty covering the use in any manner whatsoever of such third party products or services or any intellectual property contained therein.

UNLESS OTHERWISE SET FORTH IN ST'S TERMS AND CONDITIONS OF SALE ST DISCLAIMS ANY EXPRESS OR IMPLIED WARRANTY WITH RESPECT TO THE USE AND/OR SALE OF ST PRODUCTS INCLUDING WITHOUT LIMITATION IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE (AND THEIR EQUIVALENTS UNDER THE LAWS OF ANY JURISDICTION), OR INFRINGEMENT OF ANY PATENT, COPYRIGHT OR OTHER INTELLECTUAL PROPERTY RIGHT.

UNLESS EXPRESSLY APPROVED IN WRITING BY AN AUTHORIZED ST REPRESENTATIVE, ST PRODUCTS ARE NOT RECOMMENDED, AUTHORIZED OR WARRANTED FOR USE IN MILITARY, AIR CRAFT, SPACE, LIFE SAVING, OR LIFE SUSTAINING APPLICATIONS, NOR IN PRODUCTS OR SYSTEMS WHERE FAILURE OR MALFUNCTION MAY RESULT IN PERSONAL INJURY, DEATH, OR SEVERE PROPERTY OR ENVIRONMENTAL DAMAGE. ST PRODUCTS WHICH ARE NOT SPECIFIED AS "AUTOMOTIVE GRADE" MAY ONLY BE USED IN AUTOMOTIVE APPLICATIONS AT USER'S OWN RISK.

Resale of ST products with provisions different from the statements and/or technical features set forth in this document shall immediately void any warranty granted by ST for the ST product or service described herein and shall not create or extend in any manner whatsoever, any liability of ST.

ST and the ST logo are trademarks or registered trademarks of ST in various countries.

Information in this document supersedes and replaces all information previously supplied.

The ST logo is a registered trademark of STMicroelectronics. All other names are the property of their respective owners.

© 2007 STMicroelectronics - All rights reserved

STMicroelectronics group of companies

Australia - Belgium - Brazil - Canada - China - Czech Republic - Finland - France - Germany - Hong Kong - India - Israel - Italy - Japan -Malaysia - Malta - Morocco - Singapore - Spain - Sweden - Switzerland - United Kingdom - United States of America

www.st.com

