Document Number: MPC8358EEC Rev. 1, 12/2007

# Freescale Semiconductor Technical Data

# MPC8358E PowerQUICC<sup>™</sup> II Pro Processor Revision 2.1 PBGA Silicon Hardware Specifications

This document provides an overview of the MPC8358E PowerQUICC<sup>TM</sup> II Pro processor revision 2.1 PBGA features, including a block diagram showing the major functional components. This device is a cost-effective, highly integrated communications processor that addresses the needs of the networking, wireless infrastructure and telecommunications markets. Target applications include next generation DSLAMs, network interface cards for 3G basestations (Node Bs), routers, media gateways and high end IADs. The device extends current PowerQUICC II Pro offerings, adding higher CPU performance, additional functionality, faster interfaces and robust interworking between protocols while addressing the requirements related to time-to-market, price, power, and package size. This device can be used for the control plane along with data plane functionality.

For functional characteristics of the processor, refer to the *MPC8360E PowerQUICC<sup>TM</sup> Pro Integrated Communications Processor Family Reference Manual,* Rev. 2.

To locate any published errata or updates for this document, contact your Freescale sales office.

#### Contents

1.	Overview
2.	Electrical Characteristics 7
3.	Power Characteristics 12
4.	Clock Input Timing 13
5.	RESET Initialization 14
6.	DDR and DDR2 SDRAM 17
7.	DUART
8.	UCC Ethernet Controller: Three-Speed Ethernet, MII
	Management 24
9.	Local Bus 37
10.	JTAG 45
11.	$I^2C$
12.	PCI 51
13.	Timers 53
14.	GPIO 54
15.	IPIC 55
16.	SPI 56
17.	TDM/SI 58
18.	UTOPIA/POS 60
19.	HDLC, BISYNC, Transparent, and Synchronous
	UART
20.	USB 65
21.	Package and Pin Listings 66
22.	Clocking
23.	Thermal
24.	System Design Information
25.	Document Revision History
26.	Ordering Information



# 1 Overview

This section describes a high-level overview including features and general operation of the MPC8358E PowerQUICC<sup>TM</sup> II Pro processor. A major component of this device is the e300 core which includes 32 Kbytes of instruction and data cache and is fully compatible with the PowerPC<sup>TM</sup> 603e instruction set. The new QUICC Engine<sup>TM</sup> module provides termination, interworking, and switching between a wide range of protocols including ATM, Ethernet, HDLC, and POS. The QUICC Engine module's enhanced interworking eases the transition and reduces investment costs from ATM to IP based systems. The MPC8358E has a single DDR SDRAM memory controller. The MPC8358E also offers a 32-bit PCI controller, a flexible local bus, and a dedicated security engine.




Figure 1. MPC8358E Block Diagram

Major features of the MPC8358E are as follows:

- e300 PowerPC processor core (enhanced version of the MPC603e core)
  - Operates at up to 400 MHz (for the MPC8358E)
  - High-performance, superscalar processor core
  - Floating-point, integer, load/store, system register, and branch processing units

- 32-Kbyte instruction cache, 32-Kbyte data cache
- Lockable portion of L1 cache
- Dynamic power management
- Software-compatible with the Freescale processor families implementing the Power Architecture<sup>TM</sup> technology
- QUICC Engine unit
  - Two 32-bit RISC controllers for flexible support of the communications peripherals, each operating up to 400 MHz (for the MPC8358E)
  - Serial DMA channel for receive and transmit on all serial channels
  - QE peripheral request interface (for SEC, PCI, IEEE® Std 1588<sup>TM</sup>)
  - Six UCCs on the MPC8358E supporting the following protocols and interfaces (not all of them simultaneously):
    - IEEE Std. 1588 protocol supported
    - 10/100 Mbps Ethernet/IEEE Std. 802.3<sup>®</sup> CDMA/CS interface through a media-independent interface (MII, RMII, RGMII)<sup>1</sup>
    - 1000 Mbps Ethernet/IEEE Std. 802.3 CDMA/CS interface through a media-independent interface (GMII, RGMII, TBI, RTBI) on UCC1 and UCC2
    - 9.6K jumbo frames
    - ATM full-duplex SAR, up to 622 Mbps (OC-12/STM-4), AAL0, AAL1 and AAL5 in accordance ITU-T I.363.5
    - ATM AAL2 CPS, SSSAR, and SSTED up to 155 Mbps (OC-3/STM-1) Mbps full duplex (with 4 CPS packets per cell) in accordance ITU-T I.366.1 and I.363.2
    - ATM traffic shaping for CBR, VBR, UBR, and GFR traffic types compatible with ATM forum TM4.1 for up to 64K simultaneous ATM channels
    - ATM AAL1 structured and unstructured circuit emulation service (CES 2.0) in accordance with ITU-T I.163.1 and ATM Forum af-vtoa-00-0078.000
    - IMA (Inverse Multiplexing over ATM) for up to 31 IMA links over 8 IMA groups in accordance with the ATM forum AF-PHY-0086.000 (Version 1.0) and AF-PHY-0086.001 (Version 1.1)
    - ATM Transmission Convergence layer support in accordance with ITU-T I.432
    - ATM OAM handling features compatible with ITU-T I.610
    - PPP, Multi-Link (ML-PPP), Multi-Class (MC-PPP) and PPP mux in accordance with the following RFCs: 1661, 1662, 1990, 2686 and 3153
    - IP support for IPv4 packets including TOS, TTL and header checksum processing
    - Ethernet over first mile IEEE Std. 802.3ah®
    - Shim header
    - Ethernet-to-Ethernet/AAL5/AAL2 inter-working
    - L2 Ethernet switching using MAC address or IEEE Std. 802.1P/Q® VLAN tags

1. SMII or SGMII media-independent interface is not currently supported



- ATM (AAL2/AAL5) to Ethernet (IP) interworking in accordance with RFC2684 including bridging of ATM ports to Ethernet ports
- Extensive support for ATM statistics and Ethernet RMON/MIB statistics
- AAL2 protocol rate up to 4 CPS at OC-3/STM-1 rate
- Packet over Sonet (POS) up to 622-Mbps full-duplex 124 MultiPHY
- POS hardware; microcode must be loaded as an IRAM package
- Transparent up to 70-Mbps full-duplex
- HDLC up to 70-Mbps full-duplex
- HDLC BUS up to 10 Mbps
- Asynchronous HDLC
- UART
- BISYNC up to 2 Mbps
- User-programmable Virtual FIFO size
- QUICC Multichannel Controller (QMC) for 64 TDM channels
- One UTOPIA/POS interface on the MPC8358E supporting 31/124 MultiPHY
- Two serial peripheral interfaces (SPI); SPI2 is dedicated to Ethernet PHY management
- Four TDM interfaces on the MPC8358E with 1-bit mode for E3/T3 rates in clear channel
- Sixteen independent baud rate generators and 30 input clock pins for supplying clocks to UCC serial channels
- Four independent 16-bit timers that can be interconnected as four 32-bit timers
- Interworking functionality:
  - Layer 2 10/100-Base T Ethernet switch
  - ATM-to-ATM switching (AAL0, 2, 5)
  - Ethernet-to-ATM switching with L3/L4 support
  - PPP interworking
- Security engine is optimized to handle all the algorithms associated with IPSec, SSL/TLS, SRTP, 802.11i, iSCSI, and IKE processing. The security engine contains four crypto-channels, a controller, and a set of crypto execution units (EUs).
  - Public key execution unit (PKEU) supporting the following:
    - RSA and Diffie-Hellman
    - Programmable field size up to 2048 bits
    - Elliptic curve cryptography
    - F2m and F(p) modes
    - Programmable field size up to 511 bits
  - Data encryption standard execution unit (DEU)
    - DES, 3DES
    - Two key (K1, K2) or three key (K1, K2, K3)
    - ECB and CBC modes for both DES and 3DES

#### Overview

- Advanced encryption standard unit (AESU)
- Implements the Rinjdael symmetric key cipher
- Key lengths of 128, 192, and 256 bits, two key
  - ECB, CBC, CCM, and counter modes
- ARC four execution unit (AFEU)
  - Implements a stream cipher compatible with the RC4 algorithm
  - 40- to 128-bit programmable key
- Message digest execution unit (MDEU)
  - SHA with 160-, 224-, or 256-bit message digest
  - MD5 with 128-bit message digest
  - HMAC with either SHA or MD5 algorithm
- Random number generator (RNG)
- Four crypto-channels, each supporting multi-command descriptor chains
  - Static and/or dynamic assignment of crypto-execution units via an integrated controller
  - Buffer size of 256 bytes for each execution unit, with flow control for large data sizes
- Storage/NAS XOR parity generation accelerator for RAID applications
- DDR SDRAM memory controller on the MPC8358E
  - Programmable timing supporting both DDR1 and DDR2 SDRAM
  - On the MPC8358E, the DDR bus can be configured as a 32-bit or a 64-bit bus
  - 32- or 64-bit data interface, up to 266 MHz (for the MPC8358E) data rate
  - Four banks of memory, each up to 1 Gbyte
  - DRAM chip configurations from 64 Mbits to 1 Gigabit with x8/x16 data ports
  - Full ECC support
  - Page mode support (up to 16 simultaneous open pages for DDR1, up to 32 simultaneous open pages for DDR2)
  - Contiguous or discontiguous memory mapping
  - Read-modify-write support
  - Sleep mode support for self refresh SDRAM
  - Supports auto refreshing
  - Supports source clock mode
  - On-the-fly power management using CKE
  - Registered DIMM support
  - 2.5-V SSTL2 compatible I/O for DDR1, 1.8-V SSTL2 compatible I/O for DDR2
  - External driver impedance calibration
  - On-die termination (ODT)
- PCI interface
  - PCI Specification Revision 2.3 compatible

#### Overview

- Data bus widths:
  - Single 32-bit data PCI interface that operates at up to 66 MHz
- PCI 3.3-V compatible (not 5-V compatible)
- PCI host bridge capabilities on both interfaces
- PCI agent mode supported on PCI interface
- Support for PCI-to-memory and memory-to-PCI streaming
- Memory prefetching of PCI read accesses and support for delayed read transactions
- Support for posting of processor-to-PCI and PCI-to-memory writes
- On-chip arbitration, supporting five masters on PCI
- Support for accesses to all PCI address spaces
- Parity support
- Selectable hardware-enforced coherency
- Address translation units for address mapping between host and peripheral
- Dual address cycle supported when the device is the target
- Internal configuration registers accessible from PCI
- Local bus controller (LBC)
  - Multiplexed 32-bit address and data operating at up to 133 MHz
  - Eight chip selects support eight external slaves
  - Up to eight-beat burst transfers
  - 32-, 16-, and 8-bit port sizes are controlled by an on-chip memory controller
  - Three protocol engines available on a per chip select basis:
    - General-purpose chip select machine (GPCM)
    - Three user programmable machines (UPMs)
    - Dedicated single data rate SDRAM controller
  - Parity support
  - Default boot ROM chip select with configurable bus width (8-, 16-, or 32-bit)
- Programmable interrupt controller (PIC)
  - Functional and programming compatibility with the MPC8260 interrupt controller
  - Support for 8 external and 35 internal discrete interrupt sources
  - Support for one external (optional) and seven internal machine checkstop interrupt sources
  - Programmable highest priority request
  - Four groups of interrupts with programmable priority
  - External and internal interrupts directed to communication processor
  - Redirects interrupts to external INTA pin when in core disable mode
  - Unique vector number for each interrupt source
- Dual industry-standard I<sup>2</sup>C interfaces
  - Two-wire interface

- Multiple master support
- Master or slave  $I^2C$  mode support
- On-chip digital filtering rejects spikes on the bus
- System initialization data is optionally loaded from I<sup>2</sup>C-1 EPROM by boot sequencer embedded hardware
- DMA controller
  - Four independent virtual channels
  - Concurrent execution across multiple channels with programmable bandwidth control
  - All channels accessible by local core and remote PCI masters
  - Misaligned transfer capability
  - Data chaining and direct mode
  - Interrupt on completed segment and chain
  - DMA external handshake signals: DMA\_DREQ[0:3]/DMA\_DACK[0:3]/DMA\_DONE[0:3].
     There is one set for each DMA channel. The pins are multiplexed to the parallel IO pins with other QE functions.
- DUART
  - Two 4-wire interfaces (RxD, TxD, RTS, CTS)
  - Programming model compatible with the original 16450 UART and the PC16550D
- System timers
  - Periodic interrupt timer
  - Real-time clock
  - Software watchdog timer
  - Eight general-purpose timers
- IEEE Std. 1149.1<sup>™</sup> compliant, JTAG boundary scan
- Integrated PCI bus and SDRAM clock generation

# 2 Electrical Characteristics

This section provides the AC and DC electrical specifications and thermal characteristics for the MPC8358E. The device is currently targeted to these specifications. Some of these specifications are independent of the I/O cell, but are included for a more complete reference. These are not purely I/O buffer design specifications.

Electrical Characteristics

# 2.1 **Overall DC Electrical Characteristics**

This section covers the ratings, conditions, and other characteristics.

# 2.1.1 Absolute Maximum Ratings

Table 1 provides the absolute maximum ratings.

# Table 1. Absolute Maximum Ratings<sup>1</sup>

	Characteristic	Symbol	Max Value	Unit	Notes
	Core supply voltage	$V_{DD}$	-0.3 to 1.32	V	
	PLL supply voltage	AV <sub>DD</sub>	-0.3 to 1.32	V	
DDR and DDR2 DR	AM I/O voltage DDR DDR2	GV <sub>DD</sub>	-0.3 to 2.75 -0.3 to 1.89	V	
Three-speed Etherr	et I/O, MII management voltage	LV <sub>DD</sub>	-0.3 to 3.63	V	
PCI, local bus, DUART, system control and power management, I <sup>2</sup> C, SPI, and JTAG I/O voltage			-0.3 to 3.63	V	
Input voltage	DDR DRAM signals	MV <sub>IN</sub>	–0.3 to (GV <sub>DD</sub> + 0.3)	V	2, 5
	DDR DRAM reference	MV <sub>REF</sub>	-0.3 to (GV <sub>DD</sub> + 0.3)	V	2, 5
	Three-speed Ethernet signals	LV <sub>IN</sub>	-0.3 to (LV <sub>DD</sub> + 0.3)	V	4, 5
	Local bus, DUART, CLKIN, system control and power management, I <sup>2</sup> C, SPI, and JTAG signals	OV <sub>IN</sub>	-0.3 to (OV <sub>DD</sub> + 0.3)	V	3, 5
	PCI	OV <sub>IN</sub>	-0.3 to (OV <sub>DD</sub> + 0.3)	V	6
Storage temperatur	e range	T <sub>STG</sub>	-55 to 150	°C	

### Notes:

- 1. Functional and tested operating conditions are given in Table 2. Absolute maximum ratings are stress ratings only, and functional operation at the maximums is not guaranteed. Stresses beyond those listed may affect device reliability or cause permanent damage to the device.
- 2. Caution: MV<sub>IN</sub> must not exceed GV<sub>DD</sub> by more than 0.3 V. This limit may be exceeded for a maximum of 100 ms during power-on reset and power-down sequences.
- 3. Caution: OV<sub>IN</sub> must not exceed OV<sub>DD</sub> by more than 0.3 V. This limit may be exceeded for a maximum of 100 ms during power-on reset and power-down sequences.
- 4. **Caution:** LV<sub>IN</sub> must not exceed LV<sub>DD</sub> by more than 0.3 V. This limit may be exceeded for a maximum of 100 ms during power-on reset and power-down sequences.
- 5. (M,L,O)VIN and MVREF may overshoot/undershoot to a voltage and for a maximum duration as shown in Figure 2.
- 6. OV<sub>IN</sub> on the PCI interface may overshoot/undershoot according to the PCI Electrical Specification for 3.3-V operation, as shown in Figure 3.

9

Junction temperature Notes:

negative direction.

DDR and DDR2 DRAM I/O supply voltage

Three-speed Ethernet I/O supply voltage

2.1.2

not guaranteed.

 $LV_{DD}1$ Three-speed Ethernet I/O supply voltage 2.5 V ± 125 mV Three-speed Ethernet I/O supply voltage 3.3 V ± 330 mV ٧  $LV_{DD}2$ 2.5 V ± 125 mV PCI, local bus, DUART, system control and power management, I<sup>2</sup>C, SPI, OV<sub>DD</sub> 3.3 V ± 330 mV ٧ and JTAG I/O voltage

1. GV<sub>DD</sub>, LV<sub>DD</sub>, OV<sub>DD</sub>, AV<sub>DD</sub>, and V<sub>DD</sub> must track each other and must vary in the same direction—either in the positive or

# **Table 2. Recommended Operating Conditions**

Core supply voltage

PLL supply voltage

DDR

DDR2

Table 2 provides the recommended operating conditions for the device. Note that the values in Table 2 are the recommended and tested operating conditions. Proper device operation outside of these conditions is

**Power Supply Voltage Specification** 

Characteristic

**Electrical Characteristics** 

Unit

V

V

V

V

v

°C

Notes

1

1

Recommended

Value

1.2 V ± 60 mV

1.2 V ± 60 mV

2.5 V ± 125 mV

1.8V ± 90 mV

3.3 V ± 330 mV

2.5 V ± 125 mV

3.3 V ± 330 mV

0 to 105

Symbol

V<sub>DD</sub>  $AV_{DD}$ 

 $GV_{DD}$ 

LV<sub>DD</sub>0

ТJ

#### **Electrical Characteristics**

Figure 2 shows the undershoot and overshoot voltages at the interfaces of the device.




Figure 2. Overshoot/Undershoot Voltage for GV<sub>DD</sub>/OV<sub>DD</sub>/LV<sub>DD</sub>

Figure 3 shows the undershoot and overshoot voltage of the PCI interface of the device for the 3.3-V signals, respectively.




Figure 3. Maximum AC Waveforms on PCI interface for 3.3-V Signaling

# 2.1.3 Output Driver Characteristics

Table 3 provides information on the characteristics of the output driver strengths. The values are preliminary estimates.

Driver Type	Output Impedance ( $\Omega$ )	Supply Voltage
Local bus interface utilities signals	42	OV <sub>DD</sub> = 3.3 V
PCI signals	25	
PCI output clocks (including PCI_SYNC_OUT)	42	
DDR signal	20 36 (half strength mode) <sup>1</sup>	GV <sub>DD</sub> = 2.5 V
DDR2 signal	18 36 (half strength mode) <sup>1</sup>	GV <sub>DD</sub> = 1.8 V
10/100/1000 Ethernet signals	42	LV <sub>DD</sub> = 2.5/3.3 V
DUART, system control, I <sup>2</sup> C, SPI, JTAG	42	OV <sub>DD</sub> = 3.3 V
GPIO signals	42	OV <sub>DD</sub> = 3.3 V LV <sub>DD</sub> = 2.5/3.3 V

<sup>1</sup> DDR output impedance values for half strength mode are verified by design and not tested

# 2.2 **Power Sequencing**


This section details the power sequencing considerations for the MPC8358E.

# 2.2.1 Power-Up Sequencing

MPC8358E does not require the core supply voltage ( $V_{DD}$  and  $AV_{DD}$ ) and I/O supply voltages ( $GV_{DD}$ ,  $LV_{DD}$ , and  $OV_{DD}$ ) to be applied in any particular order. During the power ramp up, before the power supplies are stable and if the I/O voltages are supplied before the core voltage, there may be a period of time that all input and output pins will actively be driven and cause contention and excessive current. In order to avoid actively driving the I/O pins and to eliminate excessive current draw, apply the core voltage ( $V_{DD}$ ) before the I/O voltage ( $GV_{DD}$ ,  $LV_{DD}$ , and  $OV_{DD}$ ) and assert PORESET before the power supplies

#### **Power Characteristics**

fully ramp up. In the case where the core voltage is applied first, the core voltage supply must rise to 90% of its nominal value before the I/O supplies reach 0.7 V, see Figure 4.



## Figure 4. Power Sequencing Example

I/O voltage supplies ( $GV_{DD}$ ,  $LV_{DD}$ , and  $OV_{DD}$ ) do not have any ordering requirements with respect to one another.

# 2.2.2 Power-Down Sequencing

The MPC8358E does not require the core supply voltage and I/O supply voltages to be powered-down in any particular order.

# **3** Power Characteristics

The estimated typical power dissipation values are shown in Table 4.

Core Frequency (MHz)	CSB Frequency (MHz)	QUICC Engine Frequency (MHz)	Typical	Maximum	Unit	Notes
266	266	266	2.2	2.3	W	2, 3, 4
400	266	266	2.4	2.5	W	2, 3, 4
		•				-

Notes:

1. The values do not include I/O supply power (OV<sub>DD</sub>,  $LV_{DD}$ ,  $GV_{DD}$ ) or  $AV_{DD}$ . For I/O power values, see Table 5.

2. Typical power is based on a voltage of  $V_{DD}$  = 1.2 V, a junction temperature of  $T_J$  = 105°C, and a Dhrystone benchmark application.

3. Thermal solutions will likely need to design to a value higher than typical power on the end application, T<sub>A</sub> target, and I/O power.

4. Maximum power is based on a voltage of  $V_{DD}$  = 1.2 V, WC process, a junction  $T_J$  = 105°C, and an artificial smoke test.

Table 5 shows the estimated typical I/O power dissipation for the device.

Interface	Parameter	GV <sub>DD</sub> (1.8 V)	GV <sub>DD</sub> (2.5 V)	OV <sub>DD</sub> (3.3 V)	LV <sub>DD</sub> (3.3 V)	LV <sub>DD</sub> (2.5 V)	Unit	Comments
DDR I/O	200 MHz, 1x32 bits	0.3	0.46				W	
65% utilization 2.5 V	200 MHz, 1x64 bits	0.4	0.58				W	
$R_s = 20 \Omega$	200 MHz, 2x32 bits	0.6	0.92				W	
R <sub>t</sub> = 50 Ω	266 MHz, 1x32 bits	0.35	0.56				W	
2 pairs of clocks	266 MHz, 1x64 bits	0.46	0.7				W	
	266 MHz, 2x32 bits	0.7	1.11				W	
Local Bus I/O	133 MHz, 32 bits			0.22			W	
Load = 25 pf 3 pairs of	83 MHz, 32 bits			0.14			W	
clocks	66 MHz, 32 bits			0.12			W	
	50 MHz, 32 bits			0.09			W	
PCI I/O	33 MHz, 32 bits			0.05			W	
Load = 30 pf	66 MHz, 32 bits			0.07			W	
10/100/1000	MII or RMII				0.01		W	Multiply by number
Ethernet I/O Load = 20 pf	GMII or TBI				0.04		W	of interfaces used.
	RGMII or RTBI					0.04	W	1
Other I/O				0.1			W	

Table 5. Estimated Typical I/O Power Dissipation

# 4 Clock Input Timing

This section provides the clock input DC and AC electrical characteristics for the MPC8358E.

# 4.1 DC Electrical Characteristics

Table 6 provides the clock input (CLKIN/PCI\_SYNC\_IN) DC timing specifications for the device.

 Table 6. CLKIN DC Electrical Characteristics

Parameter	Condition	Symbol	Min	Мах	Unit
Input high voltage	_	V <sub>IH</sub>	2.7	OV <sub>DD</sub> + 0.3	V
Input low voltage	_	V <sub>IL</sub>	-0.3	0.4	V
CLKIN input current	$0 V \le V_{IN} \le OV_{DD}$	I <sub>IN</sub>	_	±10	μA
PCI_SYNC_IN input current	$\begin{array}{l} 0 \ V \leq V_{IN} \leq 0.5V \ or \\ OV_{DD} - 0.5V \leq V_{IN} \leq OV_{DD} \end{array}$	I <sub>IN</sub>	—	±10	μA
PCI_SYNC_IN input current	$0.5~V \leq V_{IN} \leq OV_{DD} - 0.5~V$	I <sub>IN</sub>	_	±100	μA

# 4.2 AC Electrical Characteristics

The primary clock source for the device can be one of two inputs, CLKIN or PCI\_CLK, depending on whether the device is configured in PCI host or PCI agent mode. Table 7 provides the clock input (CLKIN/PCI\_CLK) AC timing specifications for the device.

Parameter/Condition	Symbol	Min	Typical	Max	Unit	Notes
CLKIN/PCI_CLK frequency	f <sub>CLKIN</sub>	—	_	66.67	MHz	1
CLKIN/PCI_CLK cycle time	t <sub>CLKIN</sub>	15	—	—	ns	—
CLKIN/PCI_CLK rise and fall time	t <sub>KH</sub> , t <sub>KL</sub>	0.6	1.0	2.3	ns	2
CLKIN/PCI_CLK duty cycle	<sup>t</sup> ĸнк∕t <sub>CLKIN</sub>	40	—	60	%	3
CLKIN/PCI_CLK jitter	_	—	—	±150	ps	4, 5

Table 7. CLKIN AC Timing Specifications

Notes:

1. **Caution:** The system, core, USB, security, and 10/100/1000 Ethernet must not exceed their respective maximum or minimum operating frequencies.

- 2. Rise and fall times for CLKIN/PCI\_CLK are measured at 0.4 V and 2.7 V.
- 3. Timing is guaranteed by design and characterization.
- 4. This represents the total input jitter-short term and long term-and is guaranteed by design.
- 5. The CLKIN/PCI\_CLK driver's closed loop jitter bandwidth should be <500 kHz at -20 dB. The bandwidth must be set low to allow cascade-connected PLL-based devices to track CLKIN drivers with the specified jitter.

# 5 **RESET Initialization**

This section describes the DC and AC electrical specifications for the reset initialization timing and electrical requirements of the MPC8358E.

# 5.1 **RESET DC Electrical Characteristics**

Table 8 provides the DC electrical characteristics for the RESET pins of the device.

Characteristic	Symbol	Condition	Min	Мах	Unit
Input high voltage	V <sub>IH</sub>		2.0	OV <sub>DD</sub> + 0.3	V
Input low voltage	V <sub>IL</sub>		-0.3	0.8	V
Input current	I <sub>IN</sub>			±10	μA
Output high voltage	V <sub>OH</sub>	I <sub>OH</sub> = -8.0 mA	2.4	—	V
Output low voltage	V <sub>OL</sub>	l <sub>OL</sub> = 8.0 mA		0.5	V

 Table 8. RESET Pins DC Electrical Characteristics

Characteristic	Symbol	Condition	Min	Мах	Unit
Output low voltage	V <sub>OL</sub>	I <sub>OL</sub> = 3.2 mA		0.4	V

Notes:

1. This table applies for pins PORESET, HRESET, SRESET and QUIESCE.

2. HRESET and SRESET are open drain pins, thus  $V_{OH}$  is not relevant for those pins.

# 5.2 **RESET AC Electrical Characteristics**

This section describes the AC electrical specifications for the reset initialization timing requirements of the device. Table 9 provides the reset initialization AC timing specifications for the DDR SDRAM component(s).

Parameter/Condition	Min	Мах	Unit	Notes
Required assertion time of HRESET or SRESET (input) to activate reset flow	32	—	t <sub>PCI_SYNC_IN</sub>	1
Required assertion time of PORESET with stable clock applied to CLKIN when the device is in PCI host mode	32	—	<sup>t</sup> CLKIN	2
Required assertion time of PORESET with stable clock applied to PCI_SYNC_IN when the device is in PCI agent mode	32	_	<sup>t</sup> pci_sync_in	1
HRESET/SRESET assertion (output)	512		t <sub>PCI_SYNC_IN</sub>	1
HRESET negation to SRESET negation (output)	16		t <sub>PCI_SYNC_IN</sub>	1
Input setup time for POR config signals (CFG_RESET_SOURCE[0:2] and CFG_CLKIN_DIV) with respect to negation of PORESET when the device is in PCI host mode	4	_	<sup>t</sup> CLKIN	2
Input setup time for POR config signals (CFG_RESET_SOURCE[0:2] and CFG_CLKIN_DIV) with respect to negation of PORESET when the device is in PCI agent mode	4	_	<sup>t</sup> pci_sync_in	1
Input hold time for POR config signals with respect to negation of HRESET	0	—	ns	
Time for the device to turn off POR config signals with respect to the assertion of HRESET	_	4	ns	3

# Table 9. RESET Initialization Timing Specifications

# Table 9. RESET Initialization Timing Specifications (continued)

Time for the device to turn on POR config signals with respect to the negation of HRESET	1	_	t <sub>PCI_SYNC_IN</sub>	1, 3	
--	---	---	--------------------------	------	--

### Notes:

1. t<sub>PCI\_SYNC\_IN</sub> is the clock period of the input clock applied to PCI\_SYNC\_IN. When the device is In PCI host mode the primary clock is applied to the CLKIN input, and PCI\_SYNC\_IN period depends on the value of CFG\_CLKIN\_DIV. See the *MPC8360E Integrated Communications Processor Reference Manual, Rev. 2* for more details.

2. t<sub>CLKIN</sub> is the clock period of the input clock applied to CLKIN. It is only valid when the device is in PCI host mode. See the *MPC8360E Integrated Communications Processor Reference Manual, Rev. 2* for more details.

3. POR config signals consists of CFG\_RESET\_SOURCE[0:2] and CFG\_CLKIN\_DIV.

# Table 10 provides the PLL and DLL lock times.

Table 10. PLL and DLL Lock Times

Parameter/Condition	Min	Мах	Unit	Notes
PLL lock times		100	μs	
DLL lock times	7680	122,880	csb_clk cycles	1, 2

## Notes:

1. DLL lock times are a function of the ratio between the output clock and the coherency system bus clock (csb\_clk). A 2:1 ratio results in the minimum and an 8:1 ratio results in the maximum.

2. The csb\_clk is determined by the CLKIN and system PLL ratio. See Section 22, "Clocking," for more information.

# 5.3 **QE Operating Frequency Limitations**

This section specify the limits of the AC electrical characteristics for the operation of the QE's communication interfaces.

# NOTE

The settings listed below are required for correct hardware interface operation. Each protocol by itself requires a minimal QE operating frequency setting for meeting the performance target. Because the performance is a complex function of all the QE settings, the user should make use of the QE performance utility tool provided by Freescale to validate their system.

Table 11 lists the maximal QE I/O frequencies and the minimal QE core frequency for each interface.

 Table 11. QE Operating Frequency Limitations

Interface	Interface Operating Frequency (MHz)	Max interface Bit Rate (Mbps)	Min QE Operating Frequency <sup>1</sup> (MHz)	Notes
Ethernet Management: MDC/MDIO	10 (max)	10	20	
MII	25 (typ)	100	50	
RMII	50 (typ)	100	50	
GMII/RGMII/TBI/RTBI	125 (typ)	1000	250	

Interface	Interface Operating Frequency (MHz)	Max interface Bit Rate (Mbps)	Min QE Operating Frequency <sup>1</sup> (MHz)	Notes
SPI (master/slave)	10 (max)	10	20	
UCC through TDM	50 (max)	70	8 × F	2
MCC	25 (max)	16.67	16 × F	2, 4
UTOPIA L2	50 (max)	800	$2 \times F$	2
POS-PHY L2	50 (max)	800	$2 \times F$	2
HDLC Bus	10 (max)	10	20	
HDLC/Transparent	50 (max)	50	8/3 × F	2, 3
UART/Async HDLC	3.68 (max internal ref clock)	115 (Kbps)	20	
BISYNC	2 (max)	2	20	
USB	48 (ref clock)	12	96	

radic + r, $q = Opcrating + requency = initiations (continueu)$	Table 11. QF	E Operating Frequency	Limitations	(continued)
---	--------------	-----------------------	-------------	-------------

Note:

1. The QE needs to run at a frequency higher than or equal to what is listed in this table.

2. 'F' is the actual interface operating frequency.

3. The bit rate limit is independent of the data bus width (i.e. the same for serial, nibble, or octal interfaces).

4. TDM in high-speed mode for serial data interface.

# 6 DDR and DDR2 SDRAM

This section describes the DC and AC electrical specifications for the DDR and DDR2 SDRAM interface of the MPC8358E.

# 6.1 DDR and DDR2 SDRAM DC Electrical Characteristics

Table 12 provides the recommended operating conditions for the DDR2 SDRAM component(s) of the device when  $GV_{DD}(typ) = 1.8 \text{ V}$ .

Table 12. DDR2 SDRAM DC Electrical Characteristics for GV <sub>DD</sub> (typ) = 1.8 V								
Parameter/Condition	Symbol	Min	Мах	Unit	Notes			
I/O supply voltage	GV <sub>DD</sub>	1.71	1.89	V	1			
I/O reference voltage	MV <sub>REF</sub>	$0.49  imes GV_{DD}$	$0.51  imes GV_{DD}$	V	2			
I/O termination voltage	V <sub>TT</sub>	MV <sub>REF</sub> - 0.04	MV <sub>REF</sub> + 0.04	V	3			
Input high voltage	V <sub>IH</sub>	MV <sub>REF</sub> + 0.125	GV <sub>DD</sub> + 0.3	V				
Input low voltage	V <sub>IL</sub>	-0.3	MV <sub>REF</sub> – 0.125	V				
Output leakage current	I <sub>OZ</sub>	—	±10	μA	4			
Output high current (V <sub>OUT</sub> = 1.420 V)	I <sub>ОН</sub>	-13.4	—	mA				

Table 12. DDR2 SDRAM DC Electrical Characteristics for GV<sub>DD</sub>(typ) = 1.8 V

#### DDR and DDR2 SDRAM

Table 12. DDR2 SDRAM DC Electrical Characteristics for GV<sub>DD</sub>(typ) = 1.8 V (continued)

Output low current (V <sub>OUT</sub> = 0.280 V)	I <sub>OL</sub>	13.4	—	mA	
MV <sub>REF</sub> input leakage current	I <sub>VREF</sub>	_	±10	μA	
Input current (0 V $\leq$ V <sub>IN</sub> $\leq$ OV <sub>DD</sub> )	I <sub>IN</sub>		±10	μA	

Notes:

1.  ${\rm GV}_{\rm DD}$  is expected to be within 50 mV of the DRAM  ${\rm GV}_{\rm DD}$  at all times.

2.  $MV_{REF}$  is expected to equal 0.5 ×  $GV_{DD}$ , and to track  $GV_{DD}$  DC variations as measured at the receiver. Peak-to-peak noise on  $MV_{REF}$  cannot exceed ±2% of the DC value.

 V<sub>TT</sub> is not applied directly to the device. It is the supply to which far end signal termination is made and is expected to equal MV<sub>REF</sub>. This rail should track variations in the DC level of MV<sub>REF</sub>.

4. Output leakage is measured with all outputs disabled, 0 V  $\leq$  V<sub>OUT</sub>  $\leq$  GV<sub>DD</sub>.

Table 13 provides the DDR2 capacitance when  $GV_{DD}(typ) = 1.8$  V.

# Table 13. DDR2 SDRAM Capacitance for GV<sub>DD</sub>(typ)=1.8 V

Parameter/Condition	Symbol	Min	Max	Unit	Notes
Input/output capacitance: DQ, DQS, DQS	C <sub>IO</sub>	6	8	pF	1
Delta input/output capacitance: DQ, DQS, DQS	C <sub>DIO</sub>	_	0.5	pF	1

Note:

1. This parameter is sampled.  $GV_{DD} = 1.8 V \pm 0.090 V$ , f = 1 MHz, T<sub>A</sub> = 25°C,  $V_{OUT} = GV_{DD}/2$ ,  $V_{OUT}$  (peak-to-peak) = 0.2 V.

Table 14 provides the recommended operating conditions for the DDR SDRAM component(s) of the device when  $GV_{DD}(typ) = 2.5$  V.

Table 14. DDR SDRAM DC Electrical Characteristics for GV<sub>DD</sub>(typ) = 2.5 V

Parameter/Condition	Symbol	Min	Мах	Unit	Notes
I/O supply voltage	GV <sub>DD</sub>	2.375	2.625	V	1
I/O reference voltage	MV <sub>REF</sub>	$0.49  imes GV_{DD}$	$0.51  imes GV_{DD}$	V	2
I/O termination voltage	V <sub>TT</sub>	MV <sub>REF</sub> – 0.04	MV <sub>REF</sub> + 0.04	V	3
Input high voltage	V <sub>IH</sub>	MV <sub>REF</sub> + 0.18	GV <sub>DD</sub> + 0.3	V	
Input low voltage	V <sub>IL</sub>	-0.3	MV <sub>REF</sub> – 0.18	V	
Output leakage current	I <sub>OZ</sub>	_	±10	μA	4
Output high current (V <sub>OUT</sub> = 1.95 V)	I <sub>ОН</sub>	-15.2	—	mA	
Output low current (V <sub>OUT</sub> = 0.35 V)	I <sub>OL</sub>	15.2	—	mA	
MV <sub>REF</sub> input leakage current	I <sub>VREF</sub>	—	±10	μA	

# Table 14. DDR SDRAM DC Electrical Characteristics for GV<sub>DD</sub>(typ) = 2.5 V (continued)

Input current (0 V $\leq$ V <sub>IN</sub> $\leq$ OV <sub>DD</sub> )	I <sub>IN</sub>	_	±10	μA		
---	-----------------	---	-----	----	--	--

### Notes:

1.  $GV_{DD}$  is expected to be within 50 mV of the DRAM  $GV_{DD}$  at all times.

2.  $MV_{REF}$  is expected to be equal to  $0.5 \times GV_{DD}$ , and to track  $GV_{DD}$  DC variations as measured at the receiver. Peak-to-peak noise on  $MV_{REF}$  may not exceed ±2% of the DC value.

3. V<sub>TT</sub> is not applied directly to the device. It is the supply to which far end signal termination is made and is expected to be equal to MV<sub>REF</sub>. This rail should track variations in the DC level of MV<sub>REF</sub>.

4. Output leakage is measured with all outputs disabled, 0 V  $\leq$  V<sub>OUT</sub>  $\leq$  GV<sub>DD</sub>.

# Table 15 provides the DDR capacitance when $GV_{DD}(typ) = 2.5$ V.

## Table 15. DDR SDRAM Capacitance for GV<sub>DD</sub>(typ) = 2.5 V

Parameter/Condition	Symbol	Min	Мах	Unit	Notes
Input/output capacitance: DQ, DQS	C <sub>IO</sub>	6	8	pF	1
Delta input/output capacitance: DQ, DQS	C <sub>DIO</sub>	_	0.5	pF	1

### Note:

1. This parameter is sampled.  $GV_{DD}$  = 2.5 V ± 0.125 V, f = 1 MHz, T<sub>A</sub> = 25°C, V<sub>OUT</sub> =  $GV_{DD}/2$ , V<sub>OUT</sub> (peak to peak) = 0.2 V.

# 6.2 DDR and DDR2 SDRAM AC Electrical Characteristics

This section provides the AC electrical characteristics for the DDR and DDR2 SDRAM interface.

# 6.2.1 DDR and DDR2 SDRAM Input AC Timing Specifications

Table 16 provides the input AC timing specifications for the DDR2 SDRAM interface when  $GV_{DD}(typ) = 1.8 \text{ V}.$ 

# Table 16. DDR2 SDRAM Input AC Timing Specifications for GV<sub>DD</sub>(typ) = 1.8 V

At recommended operating conditions with  $GV_{DD}$  of 1.8 V ± 5%.

Parameter	Symbol	Min	Мах	Unit	Notes
AC input low voltage	V <sub>IL</sub>	—	MV <sub>REF</sub> – 0.25	V	
AC input high voltage	V <sub>IH</sub>	MV <sub>REF</sub> + 0.25	—	V	

Table 17 provides the input AC timing specifications for the DDR SDRAM interface when  $GV_{DD}(typ) = 2.5 \text{ V}.$ 

### Table 17. DDR SDRAM Input AC Timing Specifications Mode for $GV_{DD}(typ) = 2.5 V$ At recommended operating conditions with $GV_{DD}$ of 2.5 V ± 5%.

At recommended operating conditions with  $Gv_{DD}$  of 2.5 v  $\pm$  5%.

Parameter	Symbol	Symbol Min		Unit	Notes
AC input low voltage	V <sub>IL</sub>	_	MV <sub>REF</sub> – 0.31	V	

#### DDR and DDR2 SDRAM

# Table 17. DDR SDRAM Input AC Timing Specifications Mode for GV<sub>DD</sub>(typ) = 2.5 V (continued)

At recommended operating conditions with  $GV_{DD}$  of 2.5 V ± 5%.

AC input high voltage	V <sub>IH</sub>	MV <sub>REF</sub> + 0.31	_	V	
-----------------------	-----------------	--------------------------	---	---	--

Notes:

1. Maximum possible skew between a data strobe (MDQS[n]) and any corresponding bit of data (MDQ[8n +  $\{0...7\}$ ] if  $0 \le n \le 7$ ) or ECC (MECC[ $\{0...7\}$ ] if n = 8).

# Table 18. DDR and DDR2 SDRAM Input AC Timing Specifications Mode for GV<sub>DD</sub>(typ) = 2.5 V

At recommended operating conditions with  $GV_{DD}$  of 2.5 V ± 5%.

Parameter	Symbol	Min	Мах	Unit	Notes
MDQS—MDQ/MECC input skew per byte 266 MHz 200 MHz		-1125 -1250	1125 1250	ps	1, 2

Notes:

- 1. AC timing values are based on the DDR data rate, which is twice the DDR memory bus frequency.
- 2. Maximum possible skew between a data strobe (MDQS[n]) and any corresponding bit of data (MDQ[8n +  $\{0...7\}$ ] if  $0 \le n \le 7$ ) or ECC (MECC[ $\{0...7\}$ ] if n = 8).

# 6.2.2 DDR and DDR2 SDRAM Output AC Timing Specifications

Table 19 and Table 20 provide the output AC timing specifications and measurement conditions for the DDR and DDR2 SDRAM interface.

# Table 19. DDR and DDR2 SDRAM Output AC Timing Specifications for Source Synchronous Mode At recommended operating conditions with $GV_{DD}$ of (1.8 V or 2.5 V) ± 5%.

Parameter <sup>8</sup>	Symbol <sup>1</sup>	Min	Мах	Unit	Notes
MCK[n] cycle time, (MCK[n]/MCK[n] crossing)	t <sub>MCK</sub>	6	10	ns	2
Skew between any MCK to ADDR/CMD 266 M 200 M		-1.1 -1.2	0.3 0.4	ns	3
ADDR/CMD output setup with respect to MCK 266 N 200 N		2.8 3.5	_	ns	4
ADDR/CMD output hold with respect to MCK 266 MHz - DE 266 MHz - DE 200 M	DR2	2.6 2.8 3.5	_	ns	4
MCS(n) output setup with respect to MCK 266 M 200 M		2.8 3.5	_	ns	4
MCS(n) output hold with respect to MCK 266 M 200 M		2.7 3.5	_	ns	4
MCK to MDQS	t <sub>DDKHMH</sub>	-0.75	0.6	ns	5

# Table 19. DDR and DDR2 SDRAM Output AC Timing Specifications for Source Synchronous Mode (continued)

Parameter <sup>8</sup>	Symbol <sup>1</sup>	Min	Мах	Unit	Notes
MDQ/MECC/MDM output setup with respect to MDQS 266 MHz 200 MHz	t <sub>DDKLDS</sub>	1.0 1.2	_	ns	6
MDQ/MECC/MDM output hold with respect to MDQS 266 MHz 200 MHz		1.0 1.2	_	ns	6
MDQS preamble start	t <sub>DDKHMP</sub>	$-0.5  imes t_{MCK} - 0.6$	$-0.5  imes t_{MCK} + 0.6$	ns	7
MDQS epilogue end	t <sub>DDKHME</sub>	-0.6	0.9	ns	7

Notes:

- The symbols used for timing specifications follow the pattern of t<sub>(first two letters of functional block)(signal)(state)</sub> (reference)(state) for inputs and t<sub>(first two letters of functional block)</sub>(reference)(state)(signal)(state)</sub> for outputs. Output hold time can be read as DDR timing (DD) from the rising or falling edge of the reference clock (KH or KL) until the output went invalid (AX or DX). For example, t<sub>DDKHAS</sub> symbolizes DDR timing (DD) for the time t<sub>MCK</sub> memory clock reference (K) goes from the high (H) state until outputs (A) are setup (S) or output valid time. Also, t<sub>DDKLDX</sub> symbolizes DDR timing (DD) for the time t<sub>MCK</sub> memory clock reference (K) goes low (L) until data outputs (D) are invalid (X) or data output hold time.
- 2. All MCK/MCK referenced measurements are made from the crossing of the two signals ±0.1 V.
- 3. In the source synchronous mode, MCK/MCK can be shifted in 1/4 applied cycle increments through the Clock Control Register. For the skew measurements referenced for t<sub>AOSKEW</sub> it is assumed that the clock adjustment is set to align the address/command valid with the rising edge of MCK.
- 4. ADDR/CMD includes all DDR SDRAM output signals except MCK/MCK, MCS, and MDQ/MECC/MDM/MDQS. For the ADDR/CMD setup and hold specifications, it is assumed that the Clock Control register is set to adjust the memory clocks by 1/2 applied cycle.
- 5. Note that t<sub>DDKHMH</sub> follows the symbol conventions described in note 1. For example, t<sub>DDKHMH</sub> describes the DDR timing (DD) from the rising edge of the MCK(n) clock (KH) until the MDQS signal is valid (MH). t<sub>DDKHMH</sub> can be modified through control of the DQSS override bits in the TIMING\_CFG\_2 register. In source synchronous mode, this will typically be set to the same delay as the clock adjust in the CLK\_CNTL register. The timing parameters listed in the table assume that these 2 parameters have been set to the same adjustment value. See the MPC8360E Integrated Communications Processor Reference Manual, Rev. 2 for a description and understanding of the timing modifications enabled by use of these bits.
- Determined by maximum possible skew between a data strobe (MDQS) and any corresponding bit of data (MDQ), ECC (MECC), or data mask (MDM). The data strobe should be centered inside of the data eye at the pins of the device.
- 7. All outputs are referenced to the rising edge of MCK(n) at the pins of the device. Note that t<sub>DDKHMP</sub> follows the symbol conventions described in note 1.
- 8. AC timing values are based on the DDR data rate, which is twice the DDR memory bus frequency.

### DDR and DDR2 SDRAM

Figure 5 shows the DDR SDRAM output timing for address skew with respect to any MCK.




Figure 5. Timing Diagram for t<sub>AOSKEW</sub> Measurement

Figure 6 provides the AC test load for the DDR bus.




Figure 6. DDR AC Test Load

Symbol	DDR	DDR2	Unit	Notes
V <sub>TH</sub>	MV <sub>REF</sub> ± 0.31 V	MV <sub>REF</sub> ± 0.25 V	V	1
V <sub>OUT</sub>	$0.5  imes GV_{DD}$	$0.5  imes GV_{DD}$	V	2

Notes:

1. Data input threshold measurement point.

2. Data output measurement point.

MCK[n] MCK[n] tMCK tDDKHAS, tDDKHCS tDDKHAX, tDDKHCX ADDR/CMD Write A0 NOOP t<sub>DDKHMP</sub> t<sub>DDKHMH</sub> MDQS[n] Т **t**DDKHME t<sub>DDKHDS</sub> **t**DDKLDS MDQ[x] D0 D1 t<sub>DDKLDX</sub> t<sub>DDKHDX</sub> -

Figure 7 shows the DDR SDRAM output timing diagram for source synchronous mode.

Figure 7. DDR SDRAM Output Timing Diagram for Source Synchronous Mode

Table 21 provides approximate delay information that can be expected for the address and command signals of the DDR controller for various loadings, which can be useful for a system utilizing the DLL. These numbers are the result of simulations for one topology. The delay numbers will strongly depend on the topology used. These delay numbers show the total delay for the address and command to arrive at the DRAM devices. The actual delay could be different than the delays seen in simulation, depending on the system topology. If a heavily loaded system is used, the DLL loop may need to be adjusted to meet setup requirements at the DRAM.

Load	Delay	Unit
4 devices (12 pF)	3.0	ns
9 devices (27 pF)	3.6	ns
36 devices (108 pF) + 40 pF compensation capacitor	5.0	ns
36 devices (108 pF) + 80 pF compensation capacitor	5.2	ns

Table 21. Expected Delays for Address/Command

### DUART

# 7 DUART

This section describes the DC and AC electrical specifications for the DUART interface of the MPC8358E.

# 7.1 DUART DC Electrical Characteristics

Table 22 provides the DC electrical characteristics for the DUART interface of the device.

Parameter	Symbol	Min	Max	Unit	Notes
High-level input voltage	V <sub>IH</sub>	2	OV <sub>DD</sub> + 0.3	V	
Low-level input voltage OV <sub>DD</sub>	V <sub>IL</sub>	-0.3	0.8	V	
High-level output voltage, I <sub>OH</sub> = −100 μA	V <sub>OH</sub>	OV <sub>DD</sub> – 0.4	_	V	
Low-level output voltage, $I_{OL} = 100 \ \mu A$	V <sub>OL</sub>	_	0.2	V	
Input current (0 V $\leq$ V <sub>IN</sub> $\leq$ OV <sub>DD</sub> )	I <sub>IN</sub>	_	±10	μΑ	1

# Table 22. DUART DC Electrical Characteristics

# Note:

1. Note that the symbol  $V_{IN}$ , in this case, represents the  $OV_{IN}$  symbol referenced in Table 1 and Table 2.

# 7.2 DUART AC Electrical Specifications

Table 23 provides the AC timing parameters for the DUART interface of the device.

Table 23. DUART AC Timing Specifications

Parameter	Value	Unit	Notes
Minimum baud rate	256	baud	
Maximum baud rate	> 1,000,000	baud	1
Oversample rate	16	_	2

# Notes:

1. Actual attainable baud rate will be limited by the latency of interrupt processing.

2. The middle of a start bit is detected as the 8<sup>th</sup> sampled 0 after the 1-to-0 transition of the start bit. Subsequent bit values are sampled each 16<sup>th</sup> sample.

# 8 UCC Ethernet Controller: Three-Speed Ethernet, MII Management

This section provides the AC and DC electrical characteristics for three-speed, 10/100/1000, and MII management.

# 8.1 Three-Speed Ethernet Controller (10/100/1000 Mbps)— GMII/MII/RMII/TBI/RGMII/RTBI Electrical Characteristics

The electrical characteristics specified here apply to all GMII (gigabit media independent interface), MII (media independent interface), RMII (reduced media independent interface), TBI (ten-bit interface), RGMII (reduced gigabit media independent interface), and RTBI (reduced ten-bit interface) signals except MDIO (management data input/output) and MDC (management data clock). The MII, RMII, GMII and TBI interfaces are only defined for 3.3V, while the RGMII and RTBI interfaces are only defined for 2.5 V. The RGMII and RTBI interfaces follow the Hewlett-Packard reduced pin-count interface for Gigabit Ethernet Physical Layer Device Specification Version 1.2a (9/22/2000). The electrical characteristics for the MDIO and MDC are specified in Section 8.3, "Ethernet Management Interface Electrical Characteristics."

# 8.1.1 10/100/1000 Ethernet DC Electrical Characteristics

All GMII, MII, RMII, TBI, RGMII, and RTBI drivers and receivers comply with the DC parametric attributes specified in Table 24 and Table 25. The potential applied to the input of a GMII, MII, RMII, TBI, RGMII, or RTBI receiver may exceed the potential of the receiver's power supply (i.e., a RGMII driver powered from a 3.6-V supply driving V<sub>OH</sub> into a RGMII receiver powered from a 2.5 V supply). Tolerance for dissimilar RGMII driver and receiver supply potentials is implicit in these specifications. The RGMII and RTBI signals are based on a 2.5-V CMOS interface voltage as defined by JEDEC EIA/JESD8-5.

Parameter	Symbol	Conditions		Min	Max	Unit	Notes
Supply voltage 3.3 V	LV <sub>DD</sub>	—		2.97	3.63	V	1
Output high voltage	V <sub>OH</sub>	IOH = -4.0 mA	LV <sub>DD</sub> = Min	2.40	LV <sub>DD</sub> + 0.3	V	
Output low voltage	V <sub>OL</sub>	IOL = 4.0 mA	LV <sub>DD</sub> = Min	GND	0.50	V	
Input high voltage	V <sub>IH</sub>	_	—	2.0	LV <sub>DD</sub> + 0.3	V	
Input low voltage	V <sub>IL</sub>	_	—	-0.3	0.90	V	
Input current	I <sub>IN</sub>	$0 V \le V_{IN} \le LV_{DD}$		_	±10	μA	

Table 24. RGMII/RTBI, GMII, TBI, MII, and RMII DC Electrical Characteristics (when operating at 3.3 V)

# Note:

1. GMII/MII pins that are not needed for RGMII, RMII or RTBI operation are powered by the OV<sub>DD</sub> supply.

Parameters	Symbol	Cond	Min	Max	Unit	
Supply voltage 2.5 V	LV <sub>DD</sub>	—		2.37	2.63	V
Output high voltage	V <sub>OH</sub>	IOH = -1.0 mA LV <sub>DD</sub> = Min		2.00	LV <sub>DD</sub> + 0.3	V
Output low voltage	V <sub>OL</sub>	I <sub>OL</sub> = 1.0 mA LV <sub>DD</sub> = Min		GND – 0.3	0.40	V
Input high voltage	V <sub>IH</sub>	_	$LV_{DD} = Min$	1.7	LV <sub>DD</sub> + 0.3	V
Input low voltage	V <sub>IL</sub>	LV <sub>DD</sub> = Min		-0.3	0.70	V
Input current	I <sub>IN</sub>	$0 V \le V_{IN} \le LV_{DD}$		—	±10	μA

# 8.2 GMII, MII, RMII, TBI, RGMII, and RTBI AC Timing Specifications

The AC timing specifications for GMII, MII, TBI, RGMII, and RTBI are presented in this section.

# 8.2.1 GMII Timing Specifications

This sections describe the GMII transmit and receive AC timing specifications.

# 8.2.1.1 GMII Transmit AC Timing Specifications

Table 26 provides the GMII transmit AC timing specifications.

# Table 26. GMII Transmit AC Timing Specifications

At recommended operating conditions with LV<sub>DD</sub> / OV<sub>DD</sub> of 3.3 V  $\pm$  10%.

Parameter/Condition	Symbol <sup>1</sup>	Min	Тур	Max	Unit	Notes
GTX_CLK clock period	t <sub>GTX</sub>		8.0		ns	
GTX_CLK duty cycle	t <sub>GTXH/tGTX</sub>	40	—	60	%	
GTX_CLK to GMII data TXD[7:0], TX_ER, TX_EN delay	<sup>t</sup> GTKHDX <sup>t</sup> GTKHDV	0.5 —	—	 5.0	ns	
GTX_CLK clock rise time, VIL(min) to VIH(max)	t <sub>GTXR</sub>	_	—	1.0	ns	
GTX_CLK clock fall time, VIH(max) to VIL(min)	t <sub>GTXF</sub>	_	—	1.0	ns	
GTX_CLK125 clock period	t <sub>G125</sub>	_	8.0	_	ns	2
GTX_CLK125 reference clock duty cycle measured at $\mathrm{LV}_{\mathrm{DD/2}}$	t <sub>G125H</sub> /t <sub>G125</sub>	45	—	55	%	2

### Notes:

 The symbols used for timing specifications herein follow the pattern t<sub>(first two letters of functional block)(signal)(state)</sub> (reference)(state) for inputs and t<sub>(first two letters of functional block)</sub>(reference)(state)(signal)(state) for outputs. For example, t<sub>GTKHDV</sub> symbolizes GMII transmit timing (GT) with respect to the t<sub>GTX</sub> clock reference (K) going to the high state (H) relative to the time date input signals (D) reaching the valid state (V) to state or setup time. Also, t<sub>GTKHDX</sub> symbolizes GMII transmit timing (GT) with respect to the t<sub>GTX</sub> clock reference symbol representation is based on three letters representing the clock of a particular functional. For example, the subscript of t<sub>GTX</sub> represents the GMII(G) transmit (TX) clock. For rise and fall times, the latter convention is used with the appropriate letter: R (rise) or F (fall).

2. This symbol is used to represent the external GTX\_CLK125 signal and does not follow the original symbol naming convention.

Figure 8 shows the GMII transmit AC timing diagram.




Figure 8. GMII Transmit AC Timing Diagram

# 8.2.1.2 GMII Receive AC Timing Specifications

Table 27 provides the GMII receive AC timing specifications.

## Table 27. GMII Receive AC Timing Specifications

At recommended operating conditions with  $LV_{DD}$  /  $OV_{DD}$  of 3.3 V ± 10%.

Parameter/Condition	Symbol <sup>1</sup>	Min	Тур	Max	Unit	Notes
RX_CLK clock period	t <sub>GRX</sub>	_	8.0	—	ns	
RX_CLK duty cycle	t <sub>GRXH</sub> /t <sub>GRX</sub>	40	_	60	%	
RXD[7:0], RX_DV, RX_ER setup time to RX_CLK	t <sub>GRDVKH</sub>	2.0	_	—	ns	
RXD[7:0], RX_DV, RX_ER hold time to RX_CLK	t <sub>GRDXKH</sub>	0.3	_	—	ns	
RX_CLK clock rise time, VIL(min) to VIH(max)	t <sub>GRXR</sub>	_	—	1.0	ns	
RX_CLK clock fall time, VIH(max) to VIL(min)	t <sub>GRXF</sub>		—	1.0	ns	

Note:

1. The symbols used for timing specifications herein follow the pattern of t<sub>(first two letters of functional block)(signal)(state) (reference)(state) for inputs and t<sub>(first two letters of functional block)(reference)(state)(signal)(state)</sub> for outputs. For example, t<sub>GRDVKH</sub> symbolizes GMII receive timing (GR) with respect to the time data input signals (D) reaching the valid state (V) relative to the t<sub>RX</sub> clock reference (K) going to the high state (H) or setup time. Also, t<sub>GRDXKL</sub> symbolizes GMII receive timing (GR) with respect to the time data input signals (D) went invalid (X) relative to the t<sub>GRX</sub> clock reference (K) going to the low (L) state or hold time. Note that, in general, the clock reference symbol representation is based on three letters representing the clock of a particular functional. For example, the subscript of t<sub>GRX</sub> represents the GMII (G) receive (RX) clock. For rise and fall times, the latter convention is used with the appropriate letter: R (rise) or F (fall).</sub>

Figure 9 shows the GMII receive AC timing diagram.




Figure 9. GMII Receive AC Timing Diagram

UCC Ethernet Controller: Three-Speed Ethernet, MII Management

# 8.2.2 MII AC Timing Specifications

This section describes the MII transmit and receive AC timing specifications.

# 8.2.2.1 MII Transmit AC Timing Specifications

Table 28 provides the MII transmit AC timing specifications.

# Table 28. MII Transmit AC Timing Specifications

At recommended operating conditions with LV\_{DD} / OV\_{DD} of 3.3 V  $\pm$  10%.

Parameter/Condition	Symbol <sup>1</sup>	Min	Тур	Max	Unit
TX_CLK clock period 10 Mbps	t <sub>MTX</sub>	—	400	_	ns
TX_CLK clock period 100 Mbps	t <sub>MTX</sub>	_	40	—	ns
TX_CLK duty cycle	t <sub>MTXH</sub> /t <sub>MTX</sub>	35	_	65	%
TX_CLK to MII data TXD[3:0], TX_ER, TX_EN delay	t <sub>MTKHDX</sub> t <sub>MTKHDV</sub>	1	5	— 15	ns
TX_CLK data clock rise time, VIL(min) to VIH(max)	t <sub>MTXR</sub>	1.0	—	4.0	ns
TX_CLK data clock fall time, VIH(max) to VIL(min)	t <sub>MTXF</sub>	1.0	—	4.0	ns

Note:

The symbols used for timing specifications herein follow the pattern of t<sub>(first two letters of functional block)(signal)(state)</sub> (reference)(state) for inputs and t<sub>(first two letters of functional block)</sub>(reference)(state)(signal)(state) for outputs. For example, t<sub>MTKHDX</sub> symbolizes MII transmit timing (MT) for the time t<sub>MTX</sub> clock reference (K) going high (H) until data outputs (D) are invalid (X). Note that, in general, the clock reference symbol representation is based on two to three letters representing the clock of a particular functional. For example, the subscript of t<sub>MTX</sub> represents the MII(M) transmit (TX) clock. For rise and fall times, the latter convention is used with the appropriate letter: R (rise) or F (fall).

# Figure 10 shows the MII transmit AC timing diagram.




Figure 10. MII Transmit AC Timing Diagram

# 8.2.2.2 MII Receive AC Timing Specifications

Table 29 provides the MII receive AC timing specifications.

### **Table 29. MII Receive AC Timing Specifications**

At recommended operating conditions with  $LV_{DD}$  /  $OV_{DD}$  of 3.3 V ± 10%.

Parameter/Condition	Symbol <sup>1</sup>	Min	Тур	Max	Unit
RX_CLK clock period 10 Mbps	t <sub>MRX</sub>	_	400	—	ns
RX_CLK clock period 100 Mbps	t <sub>MRX</sub>	_	40	—	ns
RX_CLK duty cycle	t <sub>MRXH</sub> /t <sub>MRX</sub>	35	_	65	%
RXD[3:0], RX_DV, RX_ER setup time to RX_CLK	t <sub>MRDVKH</sub>	10.0	_	—	ns
RXD[3:0], RX_DV, RX_ER hold time to RX_CLK	t <sub>MRDXKH</sub>	10.0	_	—	ns
RX_CLK clock rise time, VIL(min) to VIH(max)	t <sub>MRXR</sub>	1.0	_	4.0	ns
RX_CLK clock fall time, VIH(max) to VIL(min)	t <sub>MRXF</sub>	1.0	_	4.0	ns

Note:

1. The symbols used for timing specifications herein follow the pattern of t<sub>(first two letters of functional block)(signal)(state)</sub> (reference)(state) for inputs and t<sub>(first two letters of functional block)</sub>(reference)(state)(signal)(state) for outputs. For example, t<sub>MRDVKH</sub> symbolizes MII receive timing (MR) with respect to the time data input signals (D) reach the valid state (V) relative to the t<sub>MRX</sub> clock reference (K) going to the high (H) state or setup time. Also, t<sub>MRDXKL</sub> symbolizes MII receive timing (GR) with respect to the time data input signals (D) went invalid (X) relative to the t<sub>MRX</sub> clock reference (K) going to the high (H) state or setup time. Also, t<sub>MRDXKL</sub> symbolizes MII receive timing (GR) with respect to the time data input signals (D) went invalid (X) relative to the t<sub>MRX</sub> clock reference (K) going to the low (L) state or hold time. Note that, in general, the clock reference symbol representation is based on three letters representing the clock of a particular functional. For example, the subscript of t<sub>MRX</sub> represents the MII (M) receive (RX) clock. For rise and fall times, the latter convention is used with the appropriate letter: R (rise) or F (fall).

Figure 11 provides the AC test load.




Figure 11. AC Test Load

Figure 12 shows the MII receive AC timing diagram.




Figure 12. MII Receive AC Timing Diagram

UCC Ethernet Controller: Three-Speed Ethernet, MII Management

# 8.2.3 RMII AC Timing Specifications

This section describes the RMII transmit and receive AC timing specifications.

# 8.2.3.1 RMII Transmit AC Timing Specifications

Table 30 provides the RMII transmit AC timing specifications.

# Table 30. RMII Transmit AC Timing Specifications

At recommended operating conditions with LV\_{DD} / OV\_{DD} of 3.3 V  $\pm$  10%.

Parameter/Condition	Symbol <sup>1</sup>	Min	Тур	Max	Unit
REF_CLK clock	t <sub>RMX</sub>	-	20	-	ns
REF_CLK duty cycle	t <sub>RMXH</sub> /t <sub>RMX</sub>	35	_	65	%
REF_CLK to RMII data TXD[1:0], TX_EN delay	<sup>t</sup> RMTKHDX <sup>t</sup> RMTKHDV	2	_	— 10	ns
REF_CLK data clock rise time, VIL(min) to VIH(max)	t <sub>RMXR</sub>	1.0	_	4.0	ns
REF_CLK data clock fall time, VIH(max) to VIL(min)	t <sub>RMXF</sub>	1.0	_	4.0	ns

Note:

1. The symbols used for timing specifications herein follow the pattern of t<sub>(first three\_letters of functional block)(signal)(state)</sub> for inputs and t<sub>(first two letters of functional block)(reference)(state)(signal)(state)</sub> for outputs. For example, t<sub>RMTKHDX</sub> symbolizes RMII transmit timing (RMT) for the time t<sub>RMX</sub> clock reference (K) going high (H) until data outputs (D) are invalid (X). Note that, in general, the clock reference symbol representation is based on two to three letters representing the clock of a particular functional. For example, the subscript of t<sub>RMX</sub> represents the RMII(RM) reference (X) clock. For rise and fall times, the latter convention is used with the appropriate letter: R (rise) or F (fall).

# Figure 13 shows the RMII transmit AC timing diagram.




Figure 13. RMII Transmit AC Timing Diagram

# 8.2.3.2 RMII Receive AC Timing Specifications

Table 31 provides the RMII receive AC timing specifications.

## Table 31. RMII Receive AC Timing Specifications

At recommended operating conditions with  $LV_{DD}$  /  $OV_{DD}$  of 3.3 V ± 10%.

Parameter/Condition	Symbol <sup>1</sup>	Min	Тур	Max	Unit
REF_CLK clock period	t <sub>RMX</sub>	_	20	_	ns
REF_CLK duty cycle	t <sub>RMXH</sub> /t <sub>RMX</sub>	35		65	%
RXD[1:0], CRS_DV, RX_ER setup time to REF_CLK	t <sub>RMRDVKH</sub>	4.0	_	_	ns
RXD[1:0], CRS_DV, RX_ER hold time to REF_CLK	t <sub>RMRDXKH</sub>	2.0	_	_	ns
REF_CLK clock rise time, VIL(min) to VIH(max)	t <sub>RMXR</sub>	1.0	_	4.0	ns
REF_CLK clock fall time, VIH(max) to VIL(min)	t <sub>RMXF</sub>	1.0	_	4.0	ns

### Note:

1. The symbols used for timing specifications herein follow the pattern of t<sub>(first three letters of functional block)(signal)(state)</sub> (reference)(state) for inputs and t<sub>(first two letters of functional block)</sub>(reference)(state)(signal)(state) for outputs. For example, t<sub>RMRDVKH</sub> symbolizes RMII receive timing (RMR) with respect to the time data input signals (D) reach the valid state (V) relative to the t<sub>RMX</sub> clock reference (K) going to the high (H) state or setup time. Also, t<sub>RMRDXKL</sub> symbolizes RMII receive time data input signals (D) went invalid (X) relative to the t<sub>RMX</sub> clock reference (K) going to the time. Note that, in general, the clock reference symbol representation is based on three letters representing the clock of a particular functional. For example, the subscript of t<sub>RMX</sub> represents the RMII (RM) reference (X) clock. For rise and fall times, the latter convention is used with the appropriate letter: R (rise) or F (fall).

# Figure 14 provides the AC test load.




Figure 14. AC Test Load

Figure 15 shows the RMII receive AC timing diagram.




Figure 15. RMII Receive AC Timing Diagram

UCC Ethernet Controller: Three-Speed Ethernet, MII Management

# 8.2.4 TBI AC Timing Specifications

This section describes the TBI transmit and receive AC timing specifications.

# 8.2.4.1 TBI Transmit AC Timing Specifications

Table 32 provides the TBI transmit AC timing specifications.

# Table 32. TBI Transmit AC Timing Specifications

At recommended operating conditions with  $\text{LV}_{\text{DD}}$  /  $\text{OV}_{\text{DD}}$  of 3.3 V ± 10%.

Parameter/Condition	Symbol <sup>1</sup>	Min	Тур	Max	Unit	Notes
GTX_CLK clock period	t <sub>TTX</sub>	_	8.0	_	ns	
GTX_CLK duty cycle	t <sub>TTXH</sub> /t <sub>TTX</sub>	40	—	60	%	
GTX_CLK to TBI data TCG[9:0] delay	<sup>t</sup> тткнdх <sup>t</sup> тткнdv	0.9	—	 5.0	ns	
GTX_CLK clock rise time, VIL(min) to VIH(max)	t <sub>TTXR</sub>	_	_	1.0	ns	
GTX_CLK clock fall time, VIH(max) to VIL(min)	t <sub>TTXF</sub>	_	_	1.0	ns	
GTX_CLK125 reference clock period	t <sub>G125</sub>	_	8.0	_	ns	2
GTX_CLK125 reference clock duty cycle	t <sub>G125H</sub> /t <sub>G125</sub>	45	—	55	ns	

Notes:

- 1. The symbols used for timing specifications herein follow the pattern of t<sub>(first two letters of functional block)(signal)(state)</sub> for inputs and t<sub>(first two letters of functional block)(reference)(state)(signal)(state)</sub> for outputs. For example, t<sub>TTKHDV</sub> symbolizes the TBI transmit timing (TT) with respect to the time from t<sub>TTX</sub> (K) going high (H) until the referenced data signals (D) reach the valid state (V) or setup time. Also, t<sub>TTKHDX</sub> symbolizes the TBI transmit timing (TT) with respect to the time from t<sub>TTX</sub> (K) going high (H) until the referenced data signals (D) reach the valid state (V) or setup time. Also, t<sub>TTKHDX</sub> symbolizes the TBI transmit timing (TT) with respect to the time from t<sub>TTX</sub> (K) going high (H) until the referenced data signals (D) reach the invalid state (X) or hold time. Note that, in general, the clock reference symbol representation is based on three letters representing the clock of a particular functional. For example, the subscript of t<sub>TTX</sub> represents the TBI (T) transmit (TX) clock. For rise and fall times, the latter convention is used with the appropriate letter: R (rise) or F (fall).
- 2. This symbol is used to represent the external GTX\_CLK125 and does not follow the original symbol naming convention.

Figure 16 shows the TBI transmit AC timing diagram.




Figure 16. TBI Transmit AC Timing Diagram

# 8.2.4.2 TBI Receive AC Timing Specifications

Table 33 provides the TBI receive AC timing specifications.

## Table 33. TBI Receive AC Timing Specifications

At recommended operating conditions with  $LV_{DD}$  /  $OV_{DD}$  of 3.3 V ± 10%.

Parameter/Condition	Symbol <sup>1</sup>	Min	Тур	Max	Unit	Notes
PMA_RX_CLK clock period	t <sub>TRX</sub>		16.0		ns	
PMA_RX_CLK skew	t <sub>SKTRX</sub>	7.5	_	8.5	ns	
RX_CLK duty cycle	t <sub>TRXH</sub> /t <sub>TRX</sub>	40	—	60	%	
RCG[9:0] setup time to rising PMA_RX_CLK	t <sub>TRDVKH</sub>	2.5	—	—	ns	2
RCG[9:0] hold time to rising PMA_RX_CLK	t <sub>TRDXKH</sub>	1.0	—	—	ns	2
RX_CLK clock rise time, VIL(min) to VIH(max)	t <sub>TRXR</sub>	0.7	—	2.4	ns	
RX_CLK clock fall time, VIH(max) to VIL(min)	t <sub>TRXF</sub>	0.7	_	2.4	ns	

Notes:

- 1. The symbols used for timing specifications herein follow the pattern of t<sub>(first two letters of functional block)(signal)(state)</sub> (reference)(state) for inputs and t<sub>(first two letters of functional block)</sub>(reference)(state)(signal)(state) for outputs. For example, t<sub>TRDVKH</sub> symbolizes TBI receive timing (TR) with respect to the time data input signals (D) reach the valid state (V) relative to the t<sub>TRX</sub> clock reference (K) going to the high (H) state or setup time. Also, t<sub>TRDXKH</sub> symbolizes TBI receive timing (TR) with respect to the time data input signals (D) reach the valid state (V) relative to the t<sub>TRX</sub> clock reference (K) going to the high (H) state or setup time. Also, t<sub>TRDXKH</sub> symbolizes TBI receive timing (TR) with respect to the time data input signals (D) went invalid (X) relative to the t<sub>TRX</sub> clock reference (K) going to the high (H) state. Note that, in general, the clock reference symbol representation is based on three letters representing the clock of a particular functional. For example, the subscript of t<sub>TRX</sub> represents the TBI (T) receive (RX) clock. For rise and fall times, the latter convention is used with the appropriate letter: R (rise) or F (fall). For symbols representing skews, the subscript is skew (SK) followed by the clock that is being skewed (TRX).
- 2. Setup and hold time of even numbered RCG are measured from riding edge of PMA\_RX\_CLK1. Setup and hold time of odd numbered RCG are measured from riding edge of PMA\_RX\_CLK0.

# Figure 17 shows the TBI receive AC timing diagram.




Figure 17. TBI Receive AC Timing Diagram

# 8.2.5 RGMII and RTBI AC Timing Specifications

Table 34 presents the RGMII and RTBI AC timing specifications.

# Table 34. RGMII and RTBI AC Timing Specifications

At recommended operating conditions with  $\text{LV}_{\text{DD}}$  of 2.5 V ± 5%.

Parameter/Condition	Symbol <sup>1</sup>	Min	Тур	Мах	Unit	Notes
Data to clock output skew (at transmitter)	t <sub>SKRGTKHDX</sub> t <sub>SKRGTKHDV</sub>	-0.5 	—	— 0.5	ns	
Data to clock input skew (at receiver)	<sup>t</sup> skrgdxkh <sup>t</sup> skrgdvkh	1.1 —	—	 2.6	ns	2
Clock cycle duration	t <sub>RGT</sub>	7.2	8.0	8.8	ns	3
Duty cycle for 1000Base-T	t <sub>RGTH</sub> /t <sub>RGT</sub>	45	50	55	%	4, 5
Duty cycle for 10BASE-T and 100BASE-TX	t <sub>RGTH</sub> /t <sub>RGT</sub>	40	50	60	%	3, 5
Rise time (20%–80%)	t <sub>RGTR</sub>	_	—	0.75	ns	
Fall time (20%–80%)	t <sub>RGTF</sub>	_	—	0.75	ns	
GTX_CLK125 reference clock period	t <sub>G125</sub>	_	8.0	—	ns	6
GTX_CLK125 reference clock duty cycle	t <sub>G125H</sub> /t <sub>G125</sub>	47	—	53	%	

### Notes:

 Note that, in general, the clock reference symbol representation for this section is based on the symbols RGT to represent RGMII and RTBI timing. For example, the subscript of t<sub>RGT</sub> represents the TBI (T) receive (RX) clock. Note also that the notation for rise (R) and fall (F) times follows the clock symbol that is being represented. For symbols representing skews, the subscript is skew (SK) followed by the clock that is being skewed (RGT).

- 2. This implies that PC board design will require clocks to be routed such that an additional trace delay of greater than 1.5 ns will be added to the associated clock signal.
- 3. For 10 and 100 Mbps,  $t_{RGT}$  scales to 400 ns ± 40 ns and 40 ns ± 4 ns, respectively.

4. Duty cycle may be stretched/shrunk during speed changes or while transitioning to a received packet's clock domains as long as the minimum duty cycle is not violated and stretching occurs for no more than three t<sub>RGT</sub> of the lowest speed transitioned between.

- 5. Duty cycle reference is  $LV_{DD}/2$ .
- 6. This symbol is used to represent the external GTX\_CLK125 and does not follow the original symbol naming convention.7.In rev2.1 silicon, due to errata, t<sub>SKRGTKHDX</sub> minimum is -0.65 ns for UCC2 option 1 and -0.9 for UCC2 option 2, and t<sub>SKRGTKHDV</sub> maximum is 0.75 ns for UCC1 and UCC2 option 1 and 0.85 for UCC2 option 2. Please refer to *QE\_ENET10* in the device errata document. UCC1 does meet t<sub>SKRGTKHDX</sub> minimum for rev2.1 silicon.




Figure 18 shows the RGMII and RTBI AC timing and multiplexing diagrams.

Figure 18. RGMII and RTBI AC Timing and Multiplexing Diagrams

# 8.3 Ethernet Management Interface Electrical Characteristics

The electrical characteristics specified here apply to MII management interface signals MDIO (management data input/output) and MDC (management data clock). The electrical characteristics for GMII, RGMII, TBI and RTBI are specified in Section 8.1, "Three-Speed Ethernet Controller (10/100/1000 Mbps)— GMII/MII/RMII/TBI/RGMII/RTBI Electrical Characteristics."

# 8.3.1 MII Management DC Electrical Characteristics

The MDC and MDIO are defined to operate at a supply voltage of 3.3 V. The DC electrical characteristics for MDIO and MDC are provided in Table 35.

Parameter	Symbol	Conditions		Min	Мах	Unit
Supply voltage (3.3 V)	OV <sub>DD</sub>	—		2.97	3.63	V
Output high voltage	V <sub>OH</sub>	I <sub>OH</sub> = -1.0 mA	OV <sub>DD</sub> = Min	2.10	OV <sub>DD</sub> + 0.3	V
Output low voltage	V <sub>OL</sub>	I <sub>OL</sub> = 1.0 mA	OV <sub>DD</sub> = Min	GND	0.50	V
Input high voltage	V <sub>IH</sub>	—		2.00	—	V

UCC Ethernet Controller: Three-Speed Ethernet, MII Management

## Table 35. MII Management DC Electrical Characteristics when powered at 3.3V (continued)

Input low voltage	V <sub>IL</sub>	_	—	0.80	V
Input current	I <sub>IN</sub>	$0 \ V \leq V_{IN} \leq OV_{DD}$		±10	μA

# 8.3.2 MII Management AC Electrical Specifications

Table 36 provides the MII management AC timing specifications.

## Table 36. MII Management AC Timing Specifications

At recommended operating conditions with LVDD is 3.3 V  $\pm$  10%

Parameter/Condition	Symbol <sup>1</sup>	Min	Тур	Мах	Unit	Notes
MDC frequency	f <sub>MDC</sub>	—	2.5	—	MHz	2
MDC period	t <sub>MDC</sub>	_	400	_	ns	
MDC clock pulse width high	t <sub>MDCH</sub>	32	—	_	ns	
MDC to MDIO delay	<sup>t</sup> мдткндх t <sub>мдткндv</sub>	10	—	— 110	ns	3
MDIO to MDC setup time	t <sub>MDRDVKH</sub>	10	—	—	ns	
MDIO to MDC hold time	t <sub>MDRDXKH</sub>	0	—	—	ns	
MDC rise time	t <sub>MDCR</sub>	_	—	10	ns	
MDC fall time	t <sub>MDHF</sub>	_	—	10	ns	

### Notes:

The symbols used for timing specifications herein follow the pattern of t<sub>(first two letters of functional block)(signal)(state)</sub> (reference)(state) for inputs and t<sub>(first two letters of functional block)(reference)(state)(signal)(state)</sub> for outputs. For example, t<sub>MDKHDX</sub> symbolizes management data timing (MD) for the time t<sub>MDC</sub> from clock reference (K) high (H) until data outputs (D) are invalid (X) or data hold time. Also, t<sub>MDRDVKH</sub> symbolizes management data timing (MD) with respect to the time data input signals (D) reach the valid state (V) relative to the t<sub>MDC</sub> clock reference (K) going to the high (H) state or setup time. For rise and fall times, the latter convention is used with the appropriate letter: R (rise) or F (fall).

2. This parameter is dependent on the csb\_clk speed (that is, for a csb\_clk of 267 MHz, the maximum frequency is 8.3 MHz and the minimum frequency is 1.2 MHz; for a csb\_clk of 375 MHz, the maximum frequency is 11.7 MHz and the minimum frequency is 1.7 MHz).

3. This parameter is dependent on the ce\_clk speed (that is, for a ce\_clk of 200 MHz, the delay is 90 ns and for a ce\_clk of 300 MHz, the delay is 63 ns).

Figure 19 shows the MII management AC timing diagram.




Figure 19. MII Management Interface Timing Diagram

### 8.3.3 IEEE Std. 1588<sup>™</sup> Timer AC Specifications

Table 37 provides the IEEE Std. 1588 timer AC specifications.

Table 37. 1588 Timer AC Specifications

Parameter	Symbol	Min	Max	Unit	Notes
Timer clock cycle time	t <sub>TMRCK</sub>	0	70	MHz	1
Input Setup to timer clock	t <sub>TMRCKS</sub>	_	_	—	2,3
Input Hold from timer clock	t <sub>TMRCKH</sub>	-	_	—	2,3
Output clock to output valid	<sup>t</sup> GCLKNV	0	6	ns	
Timer alarm to output valid	t <sub>TMRAL</sub>	_	_		2

Notes:

1. The timer can operate on rtc\_clock or tmr\_clock. These clocks get muxed and any one of them can be selected. Min and Max requirement for both rtc\_clock and tmr\_clock are the same.

2. These are asynchronous signals.

3. Inputs need to be stable at least one TMR clock.

## 9 Local Bus

This section describes the DC and AC electrical specifications for the local bus interface of the MPC8358E.

## 9.1 Local Bus DC Electrical Characteristics

Table 38 provides the DC electrical characteristics for the local bus interface.

Parameter	Symbol	Min	Мах	Unit
High-level input voltage	V <sub>IH</sub>	2	OV <sub>DD</sub> + 0.3	V
Low-level input voltage	V <sub>IL</sub>	-0.3	0.8	V
High-level output voltage, I <sub>OH</sub> = −100 μA	V <sub>OH</sub>	OV <sub>DD</sub> – 0.4	_	V
Low-level output voltage, I <sub>OL</sub> = 100 μA	V <sub>OL</sub>	_	0.2	V
Input current	I <sub>IN</sub>	—	±10	μA

Table 38. Local Bus DC Electrical Characteristics

### 9.2 Local Bus AC Electrical Specifications

Table 39 describes the general timing parameters of the local bus interface of the device.

Parameter	Symbol <sup>1</sup>	Min	Max	Unit	Notes
Local bus cycle time	t <sub>LBK</sub>	7.5	—	ns	2
Input setup to local bus clock (except LUPWAIT)	t <sub>LBIVKH1</sub>	1.7	_	ns	3, 4
LUPWAIT input setup to local bus clock	t <sub>LBIVKH2</sub>	1.9	—	ns	3, 4
Input hold from local bus clock (except LUPWAIT)	t <sub>LBIXKH1</sub>	1.0	—	ns	3, 4
LUPWAIT Input hold from local bus clock	t <sub>LBIXKH2</sub>	1.0	—	ns	3, 4
LALE output fall to LAD output transition (LATCH hold time)	t <sub>LBOTOT1</sub>	1.5	—	ns	5
LALE output fall to LAD output transition (LATCH hold time)	t <sub>LBOTOT2</sub>	3.0	—	ns	6
LALE output fall to LAD output transition (LATCH hold time)	t <sub>LBOTOT3</sub>	2.5	—	ns	7
Local bus clock to LALE rise	t <sub>LBKHLR</sub>	_	4.5	ns	
Local bus clock to output valid (except LAD/LDP and LALE)	t <sub>LBKHOV1</sub>	_	4.5	ns	
Local bus clock to data valid for LAD/LDP	t <sub>LBKHOV2</sub>	_	4.5	ns	3
Local bus clock to address valid for LAD	t <sub>LBKHOV3</sub>	_	4.5	ns	3
Output hold from local bus clock (except LAD/LDP and LALE)	t <sub>LBKHOX1</sub>	1.0	—	ns	3
Output hold from local bus clock for LAD/LDP	t <sub>LBKHOX2</sub>	1.0	_	ns	3

Table 39. Local Bus General Timing Parameters—DLL Enabled

#### Table 39. Local Bus General Timing Parameters—DLL Enabled (continued)

Parameter	Symbol <sup>1</sup>	Min	Max	Unit	Notes
Local bus clock to output high impedance for LAD/LDP	t <sub>LBKHOZ</sub>		3.8	ns	

Notes:

 The symbols used for timing specifications herein follow the pattern of t<sub>(First two letters of functional block)(signal)(state)</sub> (reference)(state) for inputs and t<sub>(First two letters of functional block)</sub>(reference)(state)(signal)(state) for outputs. For example, t<sub>LBIXKH1</sub> symbolizes local bus timing (LB) for the input (I) to go invalid (X) with respect to the time the t<sub>LBK</sub> clock reference (K) goes high (H), in this case for clock one(1). Also, t<sub>LBKH0X</sub> symbolizes local bus timing (LB) for the output (O) going invalid (X) or output hold time.

2. All timings are in reference to rising edge of LSYNC\_IN.

3. All signals are measured from  $OV_{DD}/2$  of the rising edge of LSYNC\_IN to 0.4 ×  $OV_{DD}$  of the signal in question for 3.3-V signaling levels.

4. Input timings are measured at the pin.

5.t<sub>LBOTOT1</sub> should be used when RCWH[LALE] is not set and when the load on LALE output pin is at least 10pF less than the load on LAD output pins.

6.t<sub>LBOTOT2</sub> should be used when RCWH[LALE] is set and when the load on LALE output pin is at least 10pF less than the load on LAD output pins.

7.t<sub>LBOTOT3</sub> should be used when RCWH[LALE] is set and when the load on LALE output pin equals to the load on LAD output pins.

8. For purposes of active/float timing measurements, the Hi-Z or off state is defined to be when the total current delivered through the component pin is less than or equal to the leakage current specification.

Table 40 describes the general timing parameters of the local bus interface of the device.

Table 40. Local Bus General Timing Parameters—DLL Bypass Mode

Parameter	Symbol <sup>1</sup>	Min	Max	Unit	Notes
Local bus cycle time	t <sub>LBK</sub>	15	—	ns	2
Input setup to local bus clock	t <sub>LBIVKH</sub>	7	_	ns	3, 4
Input hold from local bus clock	t <sub>lbixkh</sub>	1.0		ns	3, 4
LALE output fall to LAD output transition (LATCH hold time)	t <sub>LBOTOT1</sub>	1.5	—	ns	5
LALE output fall to LAD output transition (LATCH hold time)	t <sub>LBOTOT2</sub>	3	—	ns	6
LALE output fall to LAD output transition (LATCH hold time)	t <sub>lbotot3</sub>	2.5	—	ns	7
Local bus clock to output valid	t <sub>LBKHOV</sub>	—	3	ns	3

Table 40. Local Bus	General Timin	n Parameters—DLL	Bypass Mode	(continued)
			. Dypass mode	(continucu)

Parameter	Symbol <sup>1</sup>	Min	Max	Unit	Notes
Local bus clock to output high impedance for LAD/LDP	t <sub>LBKHOZ</sub>		4	ns	

Notes:

- The symbols used for timing specifications herein follow the pattern of t<sub>(First two letters of functional block)(signal)(state)</sub> (reference)(state) for inputs and t<sub>(First two letters of functional block)</sub>(reference)(state)(signal)(state) for outputs. For example, t<sub>LBIXKH1</sub> symbolizes local bus timing (LB) for the input (I) to go invalid (X) with respect to the time the t<sub>LBK</sub> clock reference (K) goes high (H), in this case for clock one(1). Also, t<sub>LBKHOX</sub> symbolizes local bus timing (LB) for the output (O) going invalid (X) or output hold time.
- 2. All timings are in reference to falling edge of LCLK0 (for all outputs and for LGTA and LUPWAIT inputs) or rising edge of LCLK0 (for all other inputs).
- 3. All signals are measured from  $OV_{DD}/2$  of the rising/falling edge of LCLK0 to  $0.4 \times OV_{DD}$  of the signal in question for 3.3-V signaling levels.
- 4. Input timings are measured at the pin.
- 5.t<sub>LBOTOT1</sub> should be used when RCWH[LALE] is not set and when the load on LALE output pin is at least 10pF less than the load on LAD output pins.
- 6.t<sub>LBOTOT2</sub> should be used when RCWH[LALE] is set and when the load on LALE output pin is at least 10pF less than the load on LAD output pins.
- 7.t<sub>LBOTOT3</sub> should be used when RCWH[LALE] is set and when the load on LALE output pin equals to the load on LAD output pins.
- 8. For purposes of active/float timing measurements, the Hi-Z or off state is defined to be when the total current delivered through the component pin is less than or equal to the leakage current specification.
- 9. DLL bypass mode is not recommended for use at frequencies above 66MHz.

Figure 20 provides the AC test load for the local bus.




Figure 20. Local Bus C Test Load

Figure 21 through Figure 26 show the local bus signals.




Figure 21. Local Bus Signals, Nonspecial Signals Only (DLL Enabled)

Local Bus




Figure 22. Local Bus Signals, Nonspecial Signals Only (DLL Bypass Mode)




Figure 23. Local Bus Signals, GPCM/UPM Signals for LCCR[CLKDIV] = 2 (DLL Enabled)






Figure 24. Local Bus Signals, GPCM/UPM Signals for LCCR[CLKDIV] = 2 (DLL Bypass Mode)

Local Bus




Figure 25. Local Bus Signals, GPCM/UPM Signals for LCCR[CLKDIV] = 4 (DLL Bypass Mode)




Figure 26. Local Bus Signals, GPCM/UPM Signals for LCCR[CLKDIV] = 4 (DLL Enabled)

## 10 JTAG

This section describes the DC and AC electrical specifications for the IEEE Std. 1149.1 (JTAG) interface of the MPC8358E.

### **10.1 JTAG DC Electrical Characteristics**

Table 41 provides the DC electrical characteristics for the IEEE Std. 1149.1 (JTAG) interface of the device.

Table 41. JTAG interface DC Electrical Characteristics

Characteristic	Symbol	Condition	Min	Мах	Unit
Output high voltage	V <sub>OH</sub>	I <sub>OH</sub> = -6.0 mA	2.4	_	V
Output low voltage	V <sub>OL</sub>	I <sub>OL</sub> = 6.0 mA	_	0.5	V
Output low voltage	V <sub>OL</sub>	I <sub>OL</sub> = 3.2 mA	_	0.4	V
Input high voltage	V <sub>IH</sub>	—	2.5	OV <sub>DD</sub> + 0.3	V
Input low voltage	V <sub>IL</sub>	—	-0.3	0.8	V
Input current	I <sub>IN</sub>	$0 \ V \leq V_{IN} \leq OV_{DD}$	_	±10	μA

#### JTAG

This section describes the AC electrical specifications for the IEEE Std. 1149.1 (JTAG) interface of the device.

Table 42 provides the JTAG AC timing specifications as defined in Figure 28 through Figure 31.

#### Table 42. JTAG AC Timing Specifications (Independent of CLKIN)<sup>1</sup>

At recommended operating conditions (see Table 2).

Parameter	Symbol <sup>2</sup>	Min	Max	Unit	Notes
JTAG external clock frequency of operation	f <sub>JTG</sub>	0	33.3	MHz	
JTAG external clock cycle time	t <sub>JTG</sub>	30	—	ns	
JTAG external clock duty cycle	t <sub>JTKHKL</sub> /t <sub>JTG</sub>	45	55	%	
JTAG external clock rise and fall times	t <sub>JTGR</sub> & t <sub>JTGF</sub>	0	2	ns	
TRST assert time	t <sub>TRST</sub>	25	_	ns	3
Input setup times: Boundary-scan data TMS, TDI	t <sub>JTDVKH</sub> t <sub>JTIVKH</sub>	4 4		ns	4
Input hold times: Boundary-scan data TMS, TDI	t <sub>JTDXKH</sub> t <sub>JTIXKH</sub>	10 10	_	ns	4
Valid times: Boundary-scan data TDO	t <sub>jtkldv</sub> t <sub>jtklov</sub>	2 2	11 11	ns	5
Output hold times: Boundary-scan data TDO	t <sub>jtkldx</sub> t <sub>jtklox</sub>	2 2	_	ns	5
JTAG external clock to output high impedance: Boundary-scan data TDO	t <sub>jtkldz</sub> t <sub>jtkloz</sub>	2 2	19 9	ns	5, 6 6

#### Notes:

- 1. All outputs are measured from the midpoint voltage of the falling/rising edge of  $t_{TCLK}$  to the midpoint of the signal in question. The output timings are measured at the pins. All output timings assume a purely resistive 50- $\Omega$  load (see Figure 20). Time-of-flight delays must be added for trace lengths, vias, and connectors in the system.
- 2. The symbols used for timing specifications herein follow the pattern of t<sub>(first two letters of functional block)(signal)(state)</sub> (reference)(state) for inputs and t<sub>(first two letters of functional block)</sub>(reference)(state)(signal)(state) for outputs. For example, t<sub>JTDVKH</sub> symbolizes JTAG device timing (JT) with respect to the time data input signals (D) reaching the valid state (V) relative to the t<sub>JTG</sub> clock reference (K) going to the high (H) state or setup time. Also, t<sub>JTDXKH</sub> symbolizes JTAG timing (JT) with respect to the time data input signals (D) went invalid (X) relative to the t<sub>JTG</sub> clock reference (K) going to the high (H) state or setup time. Also, t<sub>JTDXKH</sub> symbolizes JTAG timing (JT) with respect to the time data input signals (D) went invalid (X) relative to the t<sub>JTG</sub> clock reference (K) going to the high (H) state. Note that, in general, the clock reference symbol representation is based on three letters representing the clock of a particular functional. For rise and fall times, the latter convention is used with the appropriate letter: R (rise) or F (fall).
- 3. TRST is an asynchronous level sensitive signal. The setup time is for test purposes only.
- 4. Non-JTAG signal input timing with respect to  $t_{TCLK}$ .
- 5. Non-JTAG signal output timing with respect to  $t_{TCLK}$ .
- 6. Guaranteed by design and characterization.

Figure 27 provides the AC test load for TDO and the boundary-scan outputs of the device.





Figure 27. AC Test Load for the JTAG Interface

Figure 28 provides the JTAG clock input timing diagram.



VM = Midpoint Voltage (OV<sub>DD</sub>/2)

#### Figure 28. JTAG Clock Input Timing Diagram

Figure 29 provides the  $\overline{\text{TRST}}$  timing diagram.







Figure 30 provides the boundary-scan timing diagram.



VM = Midpoint Voltage (OV<sub>DD</sub>/2)

Figure 30. Boundary-Scan Timing Diagram





## 11 I<sup>2</sup>C

I<sup>2</sup>C

This section describes the DC and AC electrical characteristics for the  $I^2C$  interface of the MPC8358E.

## **11.1** I<sup>2</sup>C DC Electrical Characteristics

Table 43 provides the DC electrical characteristics for the  $I^2C$  interface of the device.

#### Table 43. I<sup>2</sup>C DC Electrical Characteristics

At recommended operating conditions with  $\text{OV}_{\text{DD}}$  of 3.3 V  $\pm$  10%.

Parameter	Symbol	Min	Мах	Unit	Notes
Input high voltage level	V <sub>IH</sub>	$0.7  imes OV_{DD}$	OV <sub>DD</sub> + 0.3	V	
Input low voltage level	V <sub>IL</sub>	-0.3	$0.3\times\text{OV}_{\text{DD}}$	V	
Low level output voltage	V <sub>OL</sub>	0	0.4	V	1
Output fall time from $V_{IH}(min)$ to $V_{IL}(max)$ with a bus capacitance from 10 to 400 pF	<sup>t</sup> I2KLKV	$20 + 0.1 \times C_B$	250	ns	2
Pulse width of spikes which must be suppressed by the input filter	t <sub>i2KHKL</sub>	0	50	ns	3
Capacitance for each I/O pin	CI	—	10	pF	
Input current (0 V $\leq$ V <sub>IN</sub> $\leq$ OV <sub>DD</sub> )	I <sub>IN</sub>	_	±10	μA	4

#### Notes:

- 1. Output voltage (open drain or open collector) condition = 3 mA sink current.
- 2.  $C_B$  = capacitance of one bus line in pF.
- 3. Refer to the *MPC8360E Integrated Communications Processor Reference Manual, Rev. 2* for information on the digital filter used.
- 4. I/O pins will obstruct the SDA and SCL lines if  $\ensuremath{\mathsf{OV}_{\text{DD}}}$  is switched off.

## **11.2** I<sup>2</sup>C AC Electrical Specifications

Table 44 provides the AC timing parameters for the  $I^2C$  interface of the device.

#### Table 44. I<sup>2</sup>C AC Electrical Specifications

All values refer to  $V_{IH}$  (min) and  $V_{IL}$  (max) levels (see Table 43).

Parameter	Symbol <sup>1</sup>	Min	Мах	Unit
SCL clock frequency	f <sub>I2C</sub>	0	400	kHz
Low period of the SCL clock	t <sub>I2CL</sub>	1.3	—	μs
High period of the SCL clock	t <sub>l2CH</sub>	0.6	—	μs
Setup time for a repeated START condition	t <sub>I2SVKH</sub>	0.6	—	μs
Hold time (repeated) START condition (after this period, the first clock pulse is generated)	t <sub>I2SXKL</sub>	0.6		μs
Data setup time	t <sub>i2DVKH</sub>	100	—	νσ
Data hold time: CBUS compatible masters I <sup>2</sup> C bus devices	t <sub>I2DXKL</sub>	0 <sup>2</sup>	0.9 <sup>3</sup>	μs
Rise time of both SDA and SCL signals	t <sub>I2CR</sub>	20 + 0.1 C <sub>b</sub> <sup>4</sup>	300	ns

#### Table 44. I<sup>2</sup>C AC Electrical Specifications (continued)

All values refer to  $V_{IH}$  (min) and  $V_{IL}$  (max) levels (see Table 43).

Parameter	Symbol <sup>1</sup>	Min	Мах	Unit
Fall time of both SDA and SCL signals	t <sub>I2CF</sub>	20 + 0.1 C <sub>b</sub> <sup>4</sup>	300	ns
Set-up time for STOP condition	t <sub>I2PVKH</sub>	0.6	_	μs
Bus free time between a STOP and START condition	t <sub>I2KHDX</sub>	1.3	_	μs
Noise margin at the LOW level for each connected device (including hysteresis)	V <sub>NL</sub>	$0.1 \times OV_{DD}$	_	V
Noise margin at the HIGH level for each connected device (including hysteresis)	V <sub>NH</sub>	$0.2 \times \text{OV}_{\text{DD}}$	_	V

#### Notes:

- 1. The symbols used for timing specifications herein follow the pattern of t<sub>(first two letters of functional block)(signal)(state)</sub> (reference)(state) for inputs and t<sub>(first two letters of functional block)</sub>(reference)(state)(signal)(state) for outputs. For example, t<sub>12DVKH</sub> symbolizes I<sup>2</sup>C timing (I2) with respect to the time data input signals (D) reach the valid state (V) relative to the t<sub>12C</sub> clock reference (K) going to the high (H) state or setup time. Also, t<sub>12SXKL</sub> symbolizes I<sup>2</sup>C timing (I2) for the time that the data with respect to the start condition (S) went invalid (X) relative to the t<sub>12C</sub> clock reference (K) going to the low (L) state or hold time. Also, t<sub>12PVKH</sub> symbolizes I<sup>2</sup>C timing (I2) for the time that the data with respect to the start (V) relative to the t<sub>12C</sub> clock reference (K) going to the low (L) state or hold time. Also, t<sub>12PVKH</sub> symbolizes I<sup>2</sup>C timing (I2) for the time that the data with respect to the start (V) relative to the t<sub>12C</sub> clock reference (K) going to the low (L) state or hold time. Also, t<sub>12PVKH</sub> symbolizes I<sup>2</sup>C timing (I2) for the time that the data with respect to the stop condition (P) reaching the valid state (V) relative to the t<sub>12C</sub> clock reference (K) going to the high (H) state or setup time. For rise and fall times, the latter convention is used with the appropriate letter: R (rise) or F (fall).
- The device provides a hold time of at least 300 ns for the SDA signal (referred to the V<sub>IHmin</sub> of the SCL signal) to bridge the undefined region of the falling edge of SCL.
- 3. The maximum  $t_{12DVKH}$  has only to be met if the device does not stretch the LOW period ( $t_{12CL}$ ) of the SCL signal.
- 4.  $C_B$  = capacitance of one bus line in pF.

Figure 32 provides the AC test load for the  $I^2C$ .




Figure 32. I<sup>2</sup>C AC Test Load

Figure 33 shows the AC timing diagram for the  $I^2C$  bus.




Figure 33. I<sup>2</sup>C Bus AC Timing Diagram

## 12 PCI

This section describes the DC and AC electrical specifications for the PCI bus of the MPC8358E.

### 12.1 PCI DC Electrical Characteristics

Table 45 provides the DC electrical characteristics for the PCI interface of the device.

Parameter	Symbol	Test Condition	Min	Max	Unit
High-level input voltage	V <sub>IH</sub>	$V_{OUT} \ge V_{OH}$ (min) or	$0.5  imes OV_{DD}$	OV <sub>DD</sub> + 0.5	V
Low-level input voltage	V <sub>IL</sub>	$V_{OUT} \le V_{OL}$ (max)	-0.5	$0.3  imes OV_{DD}$	V
High-level output voltage	V <sub>OH</sub>	I <sub>OH</sub> = -500 μA	$0.9 \times \text{OV}_{\text{DD}}$	—	V
Low-level output voltage	V <sub>OL</sub>	I <sub>OL</sub> = 1500 μA	—	$0.1  imes OV_{DD}$	V
Input current	I <sub>IN</sub>	$0 \text{ V} \leq \text{V}_{IN}^{-1} \leq \text{OV}_{DD}$	—	±10	μA

#### Table 45. PCI DC Electrical Characteristics

#### Notes:

1. Note that the symbol V<sub>IN</sub>, in this case, represents the OV<sub>IN</sub> symbol referenced in Table 1 and Table 2.

## 12.2 PCI AC Electrical Specifications

This section describes the general AC timing parameters of the PCI bus of the device. Note that the PCI\_CLK or PCI\_SYNC\_IN signal is used as the PCI input clock depending on whether the device is configured as a host or agent device. Table 46 provides the PCI AC timing specifications at 66 MHz.

Parameter	Symbol <sup>1</sup>	Min	Мах	Unit	Notes
Clock to output valid	t <sub>PCKHOV</sub>	—	6.0	ns	2
Output hold from Clock	t <sub>PCKHOX</sub>	1	—	ns	2
Clock to output high impedance	t <sub>PCKHOZ</sub>	—	14	ns	2, 3
Input setup to Clock	t <sub>PCIVKH</sub>	3.0	—	ns	2, 4
Input hold from Clock	t <sub>PCIXKH</sub>	0.3	—	ns	2, 4

Table 46. PCI AC Timing Specifications at 66 MHz

Notes:

1. Note that the symbols used for timing specifications herein follow the pattern of t<sub>(first two letters of functional block)(signal)(state)</sub> (reference)(state) for inputs and t<sub>(first two letters of functional block)</sub>(reference)(state)(signal)(state) for outputs. For example, t<sub>PCIVKH</sub> symbolizes PCI timing (PC) with respect to the time the input signals (I) reach the valid state (V) relative to the PCI\_SYNC\_IN clock, t<sub>SYS</sub>, reference (K) going to the high (H) state or setup time. Also, t<sub>PCRHFV</sub> symbolizes PCI timing (PC) with respect to the time hard reset (R) went high (H) relative to the frame signal (F) going to the valid (V) state.

- 2. See the timing measurement conditions in the PCI 2.2 Local Bus Specifications.
- 3. For purposes of active/float timing measurements, the Hi-Z or off state is defined to be when the total current delivered through the component pin is less than or equal to the leakage current specification.
- 4. Input timings are measured at the pin.

Parameter	Symbol <sup>1</sup>	Min	Мах	Unit	Notes
Clock to output valid	t <sub>PCKHOV</sub>	_	11	ns	2
Output hold from Clock	t <sub>PCKHOX</sub>	2		ns	2
Clock to output high impedance	t <sub>PCKHOZ</sub>	_	14	ns	2, 3
Input setup to Clock	<sup>t</sup> PCIVKH	7.0		ns	2, 4
Input hold from Clock	<sup>t</sup> РСІХКН	0.3	_	ns	2, 4

#### Table 47. PCI AC Timing Specifications at 33 MHz

Notes:

1. Note that the symbols used for timing specifications herein follow the pattern of t<sub>(first two letters of functional</sub>

block)(signal)(state) (reference)(state) for inputs and t(first two letters of functional block)(reference)(state)(signal)(state) for outputs. For example, t<sub>PCIVKH</sub> symbolizes PCI timing (PC) with respect to the time the input signals (I) reach the valid state (V) relative to the PCI\_SYNC\_IN clock, t<sub>SYS</sub>, reference (K) going to the high (H) state or setup time. Also, t<sub>PCRHFV</sub> symbolizes PCI timing (PC) with respect to the time hard reset (R) went high (H) relative to the frame signal (F) going to the valid (V) state.

- 2. See the timing measurement conditions in the PCI 2.2 Local Bus Specifications.
- 3. For purposes of active/float timing measurements, the Hi-Z or off state is defined to be when the total current delivered through the component pin is less than or equal to the leakage current specification.
- 4. Input timings are measured at the pin.

Figure 34 provides the AC test load for PCI.




Figure 34. PCI AC Test Load

Figure 35 shows the PCI input AC timing conditions.




Figure 35. PCI Input AC Timing Measurement Conditions

Figure 36 shows the PCI output AC timing conditions.




Figure 36. PCI Output AC Timing Measurement Condition

## 13 Timers

This section describes the DC and AC electrical specifications for the timers of the MPC8358E.

### **13.1 Timers DC Electrical Characteristics**

Table 48 provides the DC electrical characteristics for the device timer pins, including TIN, TOUT, TGATE and RTC\_CLK.

Characteristic	Symbol	Condition	Min	Мах	Unit
Output high voltage	V <sub>OH</sub>	I <sub>OH</sub> = -6.0 mA	2.4	—	V
Output low voltage	V <sub>OL</sub>	I <sub>OL</sub> = 6.0 mA	_	0.5	V
Output low voltage	V <sub>OL</sub>	I <sub>OL</sub> = 3.2 mA	_	0.4	V
Input high voltage	V <sub>IH</sub>	—	2.0	OV <sub>DD</sub> + 0.3	V
Input low voltage	V <sub>IL</sub>	—	-0.3	0.8	V
Input current	I <sub>IN</sub>	$0~V \leq V_{IN} \leq OV_{DD}$	_	±10	μA

**Table 48. Timers DC Electrical Characteristics** 

## 13.2 Timers AC Timing Specifications

Table 49 provides the timer input and output AC timing specifications.

Table 49. Timers Input AC Timing Specifications<sup>1</sup>

Characteristic	Symbol <sup>2</sup>	Тур	Unit
Timers inputs—minimum pulse width	t <sub>TIWID</sub>	20	ns

#### Notes:

1. Input specifications are measured from the 50% level of the signal to the 50% level of the rising edge of CLKIN. Timings are measured at the pin.

 Timers inputs and outputs are asynchronous to any visible clock. Timers outputs should be synchronized before use by any external synchronous logic. Timers inputs are required to be valid for at least t<sub>TIWID</sub> ns to ensure proper operation.

Figure 37 provides the AC test load for the timers.




Figure 37. Timers AC Test Load

## 14 GPIO

This section describes the DC and AC electrical specifications for the GPIO of the MPC8358E.

## 14.1 GPIO DC Electrical Characteristics

Table 50 provides the DC electrical characteristics for the device GPIO.

**Table 50. GPIO DC Electrical Characteristics** 

Characteristic	Symbol	Condition	Min	Мах	Unit	Notes
Output high voltage	V <sub>OH</sub>	I <sub>OH</sub> = -6.0 mA	2.4	—	V	1
Output low voltage	V <sub>OL</sub>	l <sub>OL</sub> = 6.0 mA		0.5	V	1
Output low voltage	V <sub>OL</sub>	I <sub>OL</sub> = 3.2 mA		0.4	V	1
Input high voltage	V <sub>IH</sub>	—	2.0	OV <sub>DD</sub> + 0.3	V	1
Input low voltage	V <sub>IL</sub>	—	-0.3	0.8	V	
Input current	I <sub>IN</sub>	$0 \ V \leq V_{IN} \leq OV_{DD}$	_	±10	μA	

Note: This specification applies when operating from 3.3V supply.

## 14.2 GPIO AC Timing Specifications

Table 51 provides the GPIO input and output AC timing specifications.

Table 51. GPIO Input AC Timing Specifications<sup>1</sup>

Characteristic	Symbol <sup>2</sup>	Тур	Unit
GPIO inputs—minimum pulse width	t <sub>PIWID</sub>	20	ns

#### Notes:

1. Input specifications are measured from the 50% level of the signal to the 50% level of the rising edge of CLKIN. Timings are measured at the pin.

 GPIO inputs and outputs are asynchronous to any visible clock. GPIO outputs should be synchronized before use by any external synchronous logic. GPIO inputs are required to be valid for at least t<sub>PIWID</sub> ns to ensure proper operation.

Figure 38 provides the AC test load for the GPIO.




Figure 38. GPIO AC Test Load

## 15 IPIC

This section describes the DC and AC electrical specifications for the external interrupt pins of the MPC8358E.

### **15.1 IPIC DC Electrical Characteristics**

Table 52 provides the DC electrical characteristics for the external interrupt pins of the IPIC.

Characteristic	Symbol	Condition	Min	Max	Unit
Input high voltage	V <sub>IH</sub>		2.0	OV <sub>DD</sub> + 0.3	V
Input low voltage	V <sub>IL</sub>		-0.3	0.8	V
Input current	I <sub>IN</sub>			±10	μA
Output low voltage	V <sub>OL</sub>	I <sub>OL</sub> = 6.0 mA	_	0.5	V
Output low voltage	V <sub>OL</sub>	I <sub>OL</sub> = 3.2 mA		0.4	V

Table 52. IPIC DC Electrical Characteristics

Notes:

1. This table applies for pins IRQ[0:7], IRQ\_OUT, MCP\_OUT, and CE ports Interrupts.

2.  $\overline{IRQ\_OUT}$  and  $\overline{MCP\_OUT}$  are open drain pins, thus  $V_{OH}$  is not relevant for those pins.

## 15.2 IPIC AC Timing Specifications

Table 53 provides the IPIC input and output AC timing specifications.

Table 53. IPIC Input AC Timing Specifications<sup>1</sup>

Characteristic	Symbol <sup>2</sup>	Min	Unit
IPIC inputs—minimum pulse width	t <sub>PIWID</sub>	20	ns

#### Notes:

1. Input specifications are measured from the 50% level of the signal to the 50% level of the rising edge of CLKIN. Timings are measured at the pin.

2.IPIC inputs and outputs are asynchronous to any visible clock. IPIC outputs should be synchronized before use by any external synchronous logic. IPIC inputs are required to be valid for at least t<sub>PIWID</sub> ns to ensure proper operation when working in edge triggered mode.

## 16 SPI

This section describes the DC and AC electrical specifications for the SPI of the MPC8358E.

### 16.1 SPI DC Electrical Characteristics

Table 54 provides the DC electrical characteristics for the device SPI.

Table 54. SPI DC Electrical Characteristics

Characteristic	Symbol	Condition	Min	Мах	Unit
Output high voltage	V <sub>OH</sub>	I <sub>OH</sub> = -6.0 mA	2.4	—	V
Output low voltage	V <sub>OL</sub>	I <sub>OL</sub> = 6.0 mA	_	0.5	V
Output low voltage	V <sub>OL</sub>	I <sub>OL</sub> = 3.2 mA	_	0.4	V
Input high voltage	V <sub>IH</sub>	—	2.0	OV <sub>DD</sub> + 0.3	V
Input low voltage	V <sub>IL</sub>	—	-0.3	0.8	V
Input current	I <sub>IN</sub>	$0~V \leq V_{IN} \leq OV_{DD}$	_	±10	μA

### 16.2 SPI AC Timing Specifications

Table 55 and provide the SPI input and output AC timing specifications.

Table 55. SPI AC Timing Specifications<sup>1</sup>

Characteristic	Symbol <sup>2</sup>	Min	Мах	Unit
SPI outputs—Master mode (internal clock) delay	t <sub>NIKHOX</sub> t <sub>NIKHOV</sub>	0.4	8	ns
SPI outputs—Slave mode (external clock) delay	t <sub>NEKHOX</sub> t <sub>NEKHOV</sub>	2	8	ns
SPI inputs—Master mode (internal clock) input setup time	t <sub>NIIVKH</sub>	8	—	ns
SPI inputs—Master mode (internal clock) input hold time	t <sub>NIIXKH</sub>	0	—	ns

Characteristic	Symbol <sup>2</sup>	Min	Мах	Unit
SPI inputs—Slave mode (external clock) input setup time	t <sub>NEIVKH</sub>	4	—	ns
SPI inputs—Slave mode (external clock) input hold time	t <sub>NEIXKH</sub>	2	—	ns

#### Table 55. SPI AC Timing Specifications<sup>1</sup>

#### Notes:

- 1. Output specifications are measured from the 50% level of the rising edge of CLKIN to the 50% level of the signal. Timings are measured at the pin.
- 2. The symbols used for timing specifications follow the pattern of t<sub>(first two letters of functional block)(signal)(state)</sub> (reference)(state) for inputs and t<sub>(first two letters of functional block)</sub>(reference)(state)(signal)(state) for outputs. For example, t<sub>NIKHOV</sub> symbolizes the NMSI outputs internal timing (NI) for the time t<sub>SPI</sub> memory clock reference (K) goes from the high state (H) until outputs (O) are valid (V).

Figure 39 provides the AC test load for the SPI.





Figure 39. SPI AC Test Load

Figure 40 through Figure 41 represent the AC timing from Table 55. Note that although the specifications generally reference the rising edge of the clock, these AC timing diagrams also apply when the falling edge is the active edge.

Figure 40 shows the SPI timing in slave mode (external clock).




Note: The clock edge is selectable on SPI.

#### Figure 40. SPI AC Timing in Slave mode (External Clock) Diagram

#### TDM/SI

Figure 41 shows the SPI timing in Master mode (internal clock).



Note: The clock edge is selectable on SPI.

Figure 41. SPI AC Timing in Master mode (Internal Clock) Diagram

## 17 TDM/SI

This section describes the DC and AC electrical specifications for the time-division-multiplexed and serial interface of the MPC8358E.

## 17.1 TDM/SI DC Electrical Characteristics

Table 56 provides the DC electrical characteristics for the device TDM/SI.

Characteristic	Symbol	Condition	Min	Мах	Unit
Output high voltage	V <sub>OH</sub>	I <sub>OH</sub> = -2.0 mA	2.4	—	V
Output low voltage	V <sub>OL</sub>	I <sub>OL</sub> = 3.2 mA	—	0.5	V
Input high voltage	V <sub>IH</sub>	—	2.0	OV <sub>DD</sub> + 0.3	V
Input low voltage	V <sub>IL</sub>	—	-0.3	0.8	V
Input current	I <sub>IN</sub>	$0 V \le V_{IN} \le OV_{DD}$	—	±10	μA

Table 56. TDM/SI DC Electrical Characteristics

### 17.2 TDM/SI AC Timing Specifications

Table 57 provides the TDM/SI input and output AC timing specifications.

Table 57. TDM/SI AC Timing Specifications<sup>1</sup>

Characteristic	Symbol <sup>2</sup>	Min	Max <sup>3</sup>	Unit
TDM/SI outputs—External clock delay	t <sub>SEKHOV</sub>	2	10	ns
TDM/SI outputs—External clock high impedance	t <sub>SEKHOX</sub>	2	10	ns
TDM/SI inputs—External clock input setup time	t <sub>SEIVKH</sub>	5		ns

Table 57. TDM/SI AC Timing Specifications <sup>1</sup>	(continued)
--	-------------

Characteristic	Symbol <sup>2</sup>	Min	Max <sup>3</sup>	Unit
TDM/SI inputs—External clock input hold time	t <sub>SEIXKH</sub>	2		ns

Notes:

- 1. Output specifications are measured from the 50% level of the rising edge of CLKIN to the 50% level of the signal. Timings are measured at the pin.
- 2. The symbols used for timing specifications follow the pattern of t<sub>(first two letters of functional block)(signal)(state)</sub> (reference)(state) for inputs and t<sub>(first two letters of functional block)</sub>(reference)(state)(signal)(state) for outputs. For example, t<sub>SEKHOX</sub> symbolizes the TDM/SI outputs external timing (SE) for the time t<sub>TDM/SI</sub> memory clock reference (K) goes from the high state (H) until outputs (O) are invalid (X).
- 3. Timings are measured from the positive or negative edge of the clock, according to SIxMR [CE] and SITXCEI[TXCEIx]. See the *MPC8360E Integrated Communications Processor Reference Manual, Rev. 2* for more details.

Figure 42 provides the AC test load for the TDM/SI.





Figure 42. TDM/SI AC Test Load

Figure 43 represents the AC timing from Table 55. Note that although the specifications generally reference the rising edge of the clock, these AC timing diagrams also apply when the falling edge is the active edge.

Figure 43 shows the TDM/SI timing with external clock.



Note: The clock edge is selectable on TDM/SI

Figure 43. TDM/SI AC Timing (External Clock) Diagram

## 18 UTOPIA/POS

This section describes the DC and AC electrical specifications for the UTOPIA/POS of the MPC8358E.

## **18.1 UTOPIA/POS DC Electrical Characteristics**

Table 58 provides the DC electrical characteristics for the device UTOPIA.

Characteristic	Symbol	Condition	Min	Мах	Unit
Output high voltage	V <sub>OH</sub>	I <sub>OH</sub> = -8.0 mA	2.4	_	V
Output low voltage	V <sub>OL</sub>	I <sub>OL</sub> = 8.0 mA	_	0.5	V
Input high voltage	V <sub>IH</sub>	—	2.0	OV <sub>DD</sub> + 0.3	V
Input low voltage	V <sub>IL</sub>	—	-0.3	0.8	V
Input current	I <sub>IN</sub>	$0 \text{ V} \leq \text{V}_{\text{IN}} \leq \text{OV}_{\text{DD}}$	_	±10	μA

#### Table 58. UTOPIA DC Electrical Characteristics

## 18.2 Utopia/POS AC Timing Specifications

Table 59 provides the UTOPIA input and output AC timing specifications.

Table 59. UTOPIA AC Timing Specifications<sup>1</sup>

Characteristic	Symbol <sup>2</sup>	Min	Max	Unit	Notes
UTOPIA outputs—Internal clock delay	<sup>t</sup> UIKHOV	0	11.5	ns	
UTOPIA outputs—External clock delay	t <sub>UEKHOV</sub>	1	11.6	ns	
UTOPIA outputs—Internal clock High Impedance	tuiкнох	0	8.0	ns	
UTOPIA outputs—External clock High Impedance	t <sub>UEKHOX</sub>	1	10.0	ns	
UTOPIA inputs—Internal clock input setup time	tuiivкн	6	—	ns	
UTOPIA inputs—External clock input setup time	t <sub>UEIVKH</sub>	4.2	—	ns	
UTOPIA inputs—Internal clock input Hold time	tuiixкн	2.4	—	ns	
UTOPIA inputs—External clock input hold time	t <sub>UEIXKH</sub>	1	—	ns	

Notes:

1. Output specifications are measured from the 50% level of the rising edge of CLKIN to the 50% level of the signal. Timings are measured at the pin.

2. The symbols used for timing specifications follow the pattern of t<sub>(first two letters of functional block)(signal)(state)</sub> (reference)(state) for inputs and t<sub>(first two letters of functional block)</sub>(reference)(state)(signal)(state) for outputs. For example, t<sub>UIKHOX</sub> symbolizes the UTOPIA outputs internal timing (UI) for the time t<sub>UTOPIA</sub> memory clock reference (K) goes from the high state (H) until outputs (O) are invalid (X).

Figure 44 provides the AC test load for the UTOPIA.




Figure 45 and Figure 46 represent the AC timing from Table 55. Note that although the specifications generally reference the rising edge of the clock, these AC timing diagrams also apply when the falling edge is the active edge.

Figure 45 shows the UTOPIA timing with external clock.




Figure 45. UTOPIA AC Timing (External Clock) Diagram

Figure 46 shows the UTOPIA timing with internal clock.




Figure 46. UTOPIA AC Timing (Internal Clock) Diagram

## 19 HDLC, BISYNC, Transparent, and Synchronous UART

This section describes the DC and AC electrical specifications for the high level data link control (HDLC), BiSync, transparent, and synchronous UART protocols of the MPC8358E.

HDLC, BISYNC, Transparent, and Synchronous UART

### 19.1 HDLC, BISYNC, Transparent, and Synchronous UART DC Electrical Characteristics

Table 60 provides the DC electrical characteristics for the device HDLC, BISYNC, transparent, and synchronous UART protocols.

Characteristic	Symbol	Condition	Min	Мах	Unit
Output high voltage	V <sub>OH</sub>	I <sub>OH</sub> = -2.0 mA	2.4	—	V
Output low voltage	V <sub>OL</sub>	I <sub>OL</sub> = 3.2 mA	_	0.5	V
Input high voltage	V <sub>IH</sub>	—	2.0	OV <sub>DD</sub> + 0.3	V
Input low voltage	V <sub>IL</sub>	—	-0.3	0.8	V
Input current	I <sub>IN</sub>	$0 \ V \le V_{IN} \le OV_{DD}$	_	±10	μA

Table 60. HDLC, BISYNC, Transparent, and Synchronous UART DC Electrical Characteristics

# 19.2 HDLC, BISYNC, Transparent, and Synchronous UART AC Timing Specifications

Table 61 and Table 62 provide the input and output AC timing specifications for HDLC, BiSync, transparent, and synchronous UART protocols.

Table 61. HDLC, BISYNC, and Transparent AC Timing Specifications<sup>1</sup>

Characteristic	Symbol <sup>2</sup>	Min	Мах	Unit
Outputs—Internal clock delay	t <sub>HIKHOV</sub>	0	11.2	ns
Outputs—External clock delay	t <sub>HEKHOV</sub>	1	10.8	ns
Outputs—Internal clock High Impedance	<sup>t</sup> нікнох	-0.5	5.5	ns
Outputs—External clock High Impedance	t <sub>HEKHOX</sub>	1	8	ns
Inputs—Internal clock input setup time	<sup>t</sup> нііvкн	8.5	_	ns
Inputs—External clock input setup time	t <sub>HEIVKH</sub>	4	_	ns
Inputs—Internal clock input Hold time	t <sub>HIIXKH</sub>	1.4	_	ns
Inputs—External clock input hold time	t <sub>HEIXKH</sub>	1	_	ns

Notes:

1. Output specifications are measured from the 50% level of the rising edge of CLKIN to the 50% level of the signal. Timings are measured at the pin.

2. The symbols used for timing specifications follow the pattern of t<sub>(first two letters of functional block)(signal)(state)</sub> (reference)(state) for inputs and t<sub>(first two letters of functional block)</sub>(reference)(state)(signal)(state) for outputs. For example, t<sub>HIKHOX</sub> symbolizes the outputs internal timing (HI) for the time t<sub>serial</sub> memory clock reference (K) goes from the high state (H) until outputs (O) are invalid (X).

Characteristic	Symbol <sup>2</sup>	Min	Мах	Unit
Outputs—Internal clock delay	t <sub>UAIKHOV</sub>	0	11.3	ns
Outputs—External clock delay	t <sub>UAEKHOV</sub>	1	14	ns
Outputs—Internal clock High Impedance	t <sub>UAIKHOX</sub>	0	11	ns
Outputs—External clock High Impedance	t <sub>UAEKHOX</sub>	1	14	ns
Inputs—Internal clock input setup time	t <sub>UAIIVKH</sub>	6	—	ns
Inputs—External clock input setup time	t <sub>UAEIVKH</sub>	8	—	ns
Inputs—Internal clock input Hold time	t <sub>UAIIXKH</sub>	1	—	ns
Inputs—External clock input hold time	t <sub>UAEIXKH</sub>	1	—	ns

#### Table 62. Synchronous UART AC Timing Specifications<sup>1</sup>

Notes:

1. Output specifications are measured from the 50% level of the rising edge of CLKIN to the 50% level of the signal. Timings are measured at the pin.

2. The symbols used for timing specifications follow the pattern of t<sub>(first two letters of functional block)(signal)(state)</sub> (reference)(state) for inputs and t<sub>(first two letters of functional block)</sub>(reference)(state)(signal)(state) for outputs. For example, t<sub>HIKHOX</sub> symbolizes the outputs internal timing (HI) for the time t<sub>serial</sub> memory clock reference (K) goes from the high state (H) until outputs (O) are invalid (X).

Figure 47 provides the AC test load.





Figure 47. AC Test Load

### 19.3 AC Test Load

Figure 48 and Figure 49 represent the AC timing from Table 61 and Table 62. Note that although the specifications generally reference the rising edge of the clock, these AC timing diagrams also apply when the falling edge is the active edge.

Figure 48 shows the timing with external clock.



Note: The clock edge is selectable.





Figure 49 shows the timing with internal clock.



Note: The clock edge is selectable.

Figure 49. AC Timing (Internal Clock) Diagram

## 20 USB

This section provides the AC and DC electrical specifications for the USB interface of the MPC8358E.

### 20.1 USB DC Electrical Characteristics

Table 63 provides the DC electrical characteristics for the USB interface.

Parameter	Symbol	Min	Мах	Unit
High-level input voltage	V <sub>IH</sub>	2	OV <sub>DD</sub> + 0.3	V
Low-level input voltage	V <sub>IL</sub>	-0.3	0.8	V
High-level output voltage, I <sub>OH</sub> = −100 μA	V <sub>OH</sub>	OV <sub>DD</sub> – 0.4	—	V
Low-level output voltage, I <sub>OL</sub> = 100 μA	V <sub>OL</sub>	_	0.2	V
Input current	I <sub>IN</sub>	—	±10	μA

 Table 63. USB DC Electrical Characteristics

#### Note:

1. Note that the symbol  $V_{IN}$ , in this case, represents the  $OV_{IN}$  symbol referenced in Table 1 and Table 2.

### 20.2 USB AC Electrical Specifications

Table 64 describes the general timing parameters of the USB interface of the device.

**Table 64. USB General Timing Parameters** 


Parameter	Symbol <sup>1</sup>	Min	Мах	Unit	Notes
usb clock cycle time	t <sub>USCK</sub>	20.83	_	ns	full speed 48MHz
usb clock cycle time	t <sub>USCK</sub>	166.67	_	ns	low speed 6MHz
skew between TXP and TXN	t <sub>USTSPN</sub>	—	5	ns	
skew among RXP, RXN and RXD	t <sub>USRSPND</sub>	—	10	ns	full speed transitions
skew among RXP, RXN and RXD	t <sub>USRPND</sub>	—	100	ns	low speed transitions

Notes:

 The symbols used for timing specifications herein follow the pattern of t<sub>(First two letters of functional block)(state)</sub> (signal) for receive signals and t<sub>(First two letters of functional block)(state)(signal)</sub> for transmit signals. For example, t<sub>USRSPND</sub> symbolizes usb timing (US) for the usb receive signals skew (RS) among RXP, RXN, and RXD (PND). Also, t<sub>USTSPN</sub> symbolizes usb timing (US) for the usb transmit signals skew (TS) between TXP and TXN (PN).

2.Skew measurements are done at  $OV_{DD}/2$  of the rising or falling edge of the signals.

Figure 50 provide the AC test load for the USB.



-

## 21 Package and Pin Listings

This section details package parameters, pin assignments, and dimensions. The MPC8358E is available in a plastic ball grid array (PBGA), see Section 21.1, "Package Parameters for the PBGA Package," and Section 21.2, "Mechanical Dimensions of the PBGA Package," for information on the package.

### 21.1 Package Parameters for the PBGA Package

The package parameters for rev 2.0 silicon are as provided in the following list. The package type is **2**9 mm x 29 mm, 668 plastic ball grid array (PBGA).

Package outline	29 mm x 29 mm
Interconnects	668
Pitch	1.00 mm
Module height (typical)	1.46 mm
Solder Balls	62 Sn/36 Pb/2 Ag (ZQ package)
	95.5 Sn/0.5 Cu/4Ag (VR package)
Ball diameter (typical)	0.64 mm

## 21.2 Mechanical Dimensions of the PBGA Package

Figure 51 depicts the mechanical dimensions and bottom surface nomenclature of the 668-PBGA package.




Figure 51. Mechanical Dimensions and Bottom Surface Nomenclature of the PBGA Package

#### Notes:

- 1. All dimensions are in millimeters.
- 2. Dimensions and tolerances per ASME Y14.5M-1994.

- 3. Maximum solder ball diameter measured parallel to datum A.
- 4. Datum A, the seating plane, is determined by the spherical crowns of the solder balls.
- 5. Parallelism measurement must exclude any effect of mark on top surface of package.
- 6. Distance from the seating plane to the encapsulant material.

## 21.3 Pinout Listings

Table 65 shows the pin list of the MPC8358E PBGA package.

#### Table 65. MPC8358E PBGA Pinout Listing

Signal	Package Pin Number	Pin Type	Power Supply	Notes
	DDR SDRAM Memory Controller Interface			
MEMC_MDQ[0:63]	AD20, AG24, AF24, AH24, AF23, AE22, AH26, AD21, AH25, AD22, AF27, AB24, AG25, AC22, AE25, AC24, AD25, AB25, AC25, AG28, AD26, AE23, AG26, AC26, AD27, V25, AA28, AA25, Y26, W27, U24, W24, E28, H24, E26, D25, G27, H25, G26, F26, F27, F25, D26, F24, G25, E27, D27, C28, C27, F22, B26, F21, B28, E22, D24, C24, A25, E20, F20, D20, A23, C21, C23, E19	I/O	GV <sub>DD</sub>	
MEMC_MECC[0:7]	N26, N24, J26, H28, N28, P24, L26, K24	I/O	GV <sub>DD</sub>	
MEMC_MDM[0:8]	AG23, AD23, AE26, V28, G28, D28, D23, B24, U27	0	GV <sub>DD</sub>	
MEMC_MDQS[0:8]	AH23, AH27, AF28, T28, H26, E25, B25, A24, R28	I/O	GV <sub>DD</sub>	
MEMC_MBA[0:2]	V26, W28, Y28	0	GV <sub>DD</sub>	
MEMC_MA[0:14]	L25, M25, M24, K28, P28, T24, M27, R25, P25, L28, U26, M28, L27, K27, H27	0	GV <sub>DD</sub>	
MEMC_MODT[0:3]	AE21, AC19, E23, B23		GV <sub>DD</sub>	6
MEMC_MWE	R27	0	GV <sub>DD</sub>	
MEMC_MRAS	W25	0	GV <sub>DD</sub>	
MEMC_MCAS	R24	0	GV <sub>DD</sub>	
MEMC_MCS[0:3]	T26, U28, J25, F28	0	GV <sub>DD</sub>	
MEMC_MCKE[0:1]	AD24, AE28	0	GV <sub>DD</sub>	3
MEMC_MCK[0:5]	AG22, AG27, A26, C26, P26, E21	0	GV <sub>DD</sub>	
MEMC_MCK[0:5]	AF22, AF26, A27, B27, N27, D22	0	GV <sub>DD</sub>	
MDIC[0:1]	F19, AA27	I/O	GV <sub>DD</sub>	11
	PCI			•
PCI_INTA/ PF[5]	R3	I/O	LV <sub>DD</sub> 2	2
PCI_RESET_OUT/ PF[6]	P6	I/O	LV <sub>DD</sub> 2	
PCI_AD[0:31]/ PG[0:31]	AB5, AC5, AG1, AA5, AF2, AD4, Y6, AF1, AE2, AC4, AD3, AE1, Y4, AC3, AD2, AD1, AB2, Y3, AA1, Y1, W1, V6, W3, V4, T5, W2, V5, V1, U4, V2, U2, T2	I/O	LV <sub>DD</sub> 2	
PCI_C_BE[0:3]/ PF[7:10]	Y5, AC2, Y2, U5	I/O	OV <sub>DD</sub>	

Signal	Package Pin Number	Pin Type	Power Supply	Notes
PCI_PAR/ PF[11]	AA4	I/O	OV <sub>DD</sub>	
PCI_FRAME/ PF[12]	W4	I/O	OV <sub>DD</sub>	5
PCI_TRDY/ PF[13]	W5	I/O	OV <sub>DD</sub>	5
PCI_IRDY/ PF[14]	AB3	I/O	OV <sub>DD</sub>	5
PCI_STOP/ PF[15]	AB1	I/O	OV <sub>DD</sub>	5
PCI_DEVSEL/ PF[16]	AA2	I/O	OV <sub>DD</sub>	5
PCI_IDSEL/ PF[17]	U6	I/O	OV <sub>DD</sub>	
PCI_SERR/ PF[18]	AC1	I/O	OV <sub>DD</sub>	5
PCI_PERR/ PF[19]	W6	I/O	OV <sub>DD</sub>	5
PCI_REQ[0:2]/ PF[20:22]	R2, T4, U1	I/O	LV <sub>DD</sub> 2	
PCI_GNT[0:2]/ PF[23:25]	T3, R5, T1	I/O	LV <sub>DD</sub> 2	
PCI_MODE	AE5	I	OV <sub>DD</sub>	
M66EN/ CE_PF[4]	АНЗ	I/O	OV <sub>DD</sub>	
	Local Bus Controller Interface	1	1	
LAD[0:31]	AC11, AE10, AD10, AD11, AE11, AG11, AH11, AH12, AG12, AF12, AD12, AE12, AC12, AH13, AG13, AF13, AE13, AH14, AD13, AG14, AF14, AH15, AE14, AG15, AC13, AD14, AC14, AH16, AC15, AG16, AE15, AF16	I/O	OV <sub>DD</sub>	
LDP[0:3]	AD15, AG17, AC16, AF17	I/O	OV <sub>DD</sub>	
LA[27:31]	AH17, AD16, AH18, AG18, AE17	0	OV <sub>DD</sub>	
LCS[0:5]	AD18, AH20, AG20, AE19, AC18, AH21	0	OV <sub>DD</sub>	
LWE[0:3]	AG21, AH22, AC20, AD19	0	OV <sub>DD</sub>	
LBCTL	AF18	0	OV <sub>DD</sub>	
LALE	AF10	0	OV <sub>DD</sub>	
LGPL0/ LSDA10/ cfg_reset_source0	AC17	I/O	OV <sub>DD</sub>	
LGPL1/ LSDWE/ cfg_reset_source1	AD17	I/O	OV <sub>DD</sub>	

#### Table 65. MPC8358E PBGA Pinout Listing (continued)

Signal	Package Pin Number	Pin Type	Power Supply	Notes
LGPL2/ LSDRAS/ LOE	AH19	0	OV <sub>DD</sub>	
LGPL3/ LSDCAS/ cfg_reset_source2	AE18	I/O	OV <sub>DD</sub>	
LGPL4/ LGTA/ LUPWAIT/ LPBSE	AG19	I/O	OV <sub>DD</sub>	
LGPL5/ cfg_clkin_div	AF19	I/O	OV <sub>DD</sub>	
LCKE	AD8	0	OV <sub>DD</sub>	
LCLK[0]	AC9	0	OV <sub>DD</sub>	
LCLK[1]/ LCS[6]	AG6	0	OV <sub>DD</sub>	
LCLK[2]/ LCS[7]	AE7	0	OV <sub>DD</sub>	
LSYNC_OUT	AG4	0	OV <sub>DD</sub>	
LSYNC_IN	AC8	I	OV <sub>DD</sub>	
	Programmable Interrupt Controller		1	ļ
MCP_OUT	AG3	0	OV <sub>DD</sub>	2
IRQ0/ MCP_IN	AH4	I	OV <sub>DD</sub>	
IRQ[1:2]	AG5, AH5	I/O	OV <sub>DD</sub>	
ĪRQ[3]/ CORE_SRESET	AD7	I/O	OV <sub>DD</sub>	
IRQ[4:5]	AC7, AD6	I/O	OV <sub>DD</sub>	
IRQ[6:7]	AC6, AC10	I/O	OV <sub>DD</sub>	
	DUART			
UART1_SOUT	AE3	0	OV <sub>DD</sub>	
UART1_SIN	AE4	I/O	OV <sub>DD</sub>	
UART1_CTS	AG2	I/O	OV <sub>DD</sub>	
UART1_RTS	AA6	0	OV <sub>DD</sub>	
	I <sup>2</sup> C Interface	L	•	
IIC1_SDA	AB6	I/O	OV <sub>DD</sub>	2
IIC1_SCL	AD5	I/O	OV <sub>DD</sub>	2
IIC2_SDA	AF3	I/O	OV <sub>DD</sub>	2
IIC2_SCL	AH2	I/O	OV <sub>DD</sub>	2
	QUICC <sup>TM</sup> Engine	I	I	I
CE_PA[0]	F6	I/O	LV <sub>DD</sub> 0	
				1

Cinnel Declare Din Number Din Tune Power					
Signal	Package Pin Number	Pin Type	Supply	Notes	
CE_PA[1:2]	A22, C20	I/O	OV <sub>DD</sub>		
CE_PA[3:7]	C3, D3, C2, D2, B1	I/O	LV <sub>DD</sub> 0		
CE_PA[8]	F18	I/O	OV <sub>DD</sub>		
CE_PA[9:12]	E3, C1, B2, D1	I/O	LV <sub>DD</sub> 0		
CE_PA[13:14]	B21, D19	I/O	OV <sub>DD</sub>		
CE_PA[15]	E4	I/O	LV <sub>DD</sub> 0		
CE_PA[16]	E18	I/O	OV <sub>DD</sub>		
CE_PA[17:21]	M2, N5, N3, N4, N2	I/O	LV <sub>DD</sub> 1		
CE_PA[22]	F17	I/O	OV <sub>DD</sub>		
CE_PA[23:26]	N1, P1, P2, P4	I/O	LV <sub>DD</sub> 1		
CE_PA[27:28]	A21, E17	I/O	OV <sub>DD</sub>		
CE_PA[29]	P5	I/O	LV <sub>DD</sub> 1		
CE_PA[30]	B20	I/O	OV <sub>DD</sub>		
CE_PA[31]	M4	I/O	LV <sub>DD</sub> 1		
CE_PB[0:27]	D18, C18, A20, B19, F16, E16, B18, A19, C17, D16, E15, A18, F15, B17, A17, D15, B16, A16, C15, B15, A15, E14, F14, D14, C14, B14, A14, E13	I/O	OV <sub>DD</sub>		
CE_PC[0:1]	F13, D13	I/O	OV <sub>DD</sub>		
CE_PC[2:3]	N6, M1	I/O	LV <sub>DD</sub> 1		
CE_PC[4:6]	C13, B13, A13	I/O	OV <sub>DD</sub>		
CE_PC[7]	R1	I/O	LV <sub>DD</sub> 2		
CE_PC[8:9]	F4, E2	I/O	LV <sub>DD</sub> 0		
CE_PC[10:30]	D12, E12, F12, B12, A12, A11, B11, K5, K6, J1, J2, J3, H1, J4, H6, J5, M5, L1, M3, F5, B22	I/O	OV <sub>DD</sub>		
CE_PD[0:27]	H2, H3, G6, G1, H4, H5, G2, G3, F1, J6, F2, G4, E1, G5, B3, A3, D4, C4, A2, E5, B4, F8, A4, D5, C5, B5, E6, E8	I/O	OV <sub>DD</sub>		
CE_PE[0:31]	D8, A7, A5, E7, D6, F9, B6, A6, D7, C7, B7, E9, C8, E11, C11, F11, A10, B10, C10, E10, D10, A9, B9, C9, D9, F10, A8, B8, M6, K1, L3, L2	I/O	OV <sub>DD</sub>		
CE_PF[0:3]	L6, K2, L5, K4	I/O	OV <sub>DD</sub>		
	Clocks				
PCI_CLK[0]/ PF[26]	R6	I/O	LV <sub>DD</sub> 2		
PCI_CLK[1:2]/ PF[27:28]	U3, T6	I/O	OV <sub>DD</sub>		
CLKIN	AH6	I	OV <sub>DD</sub>		
PCI_SYNC_IN	AF7	I	OV <sub>DD</sub>		
PCI_SYNC_OUT/ PF[29]	AF6	I/O	OV <sub>DD</sub>	3	
	JTAG				
ТСК	AD9	I	OV <sub>DD</sub>		

#### Table 65. MPC8358E PBGA Pinout Listing (continued)

Signal	Package Pin Number	Pin Type	Power Supply	Notes
TDI	AE8	I	OV <sub>DD</sub>	4
TDO	AG7	0	OV <sub>DD</sub>	3
TMS	AH7	I	OV <sub>DD</sub>	4
TRST	AG8	I	OV <sub>DD</sub>	4
	Test			
TEST	AF9	I	OV <sub>DD</sub>	
TEST_SEL	AE27	I	GV <sub>DD</sub>	9
	PMC		ı.	1
QUIESCE	AF4	0	OV <sub>DD</sub>	
	System Control		ı.	1
PORESET	AE9	I	OV <sub>DD</sub>	
HRESET	AG9	I/O	OV <sub>DD</sub>	1
SRESET	AH10	I/O	OV <sub>DD</sub>	2
	Thermal Management			
THERM0	K25	I	GV <sub>DD</sub>	
THERM1	AA26	I	GV <sub>DD</sub>	
	Power and Ground Signals		1	1
AV <sub>DD</sub> 1	AF8	Power for LBIU DLL (1.2 V)	AV <sub>DD</sub> 1	
AV <sub>DD</sub> 2	AH8	Power for CE PLL (1.2 V)	AV <sub>DD</sub> 2	
AV <sub>DD</sub> 5	AB26	Power for e300 PLL (1.2 V)	AV <sub>DD</sub> 5	
AV <sub>DD</sub> 6	AH9	Power for system PLL (1.2 V)	AV <sub>DD</sub> 6	
GND	C16, D11, D21, E24, F7, J10, J12, J15, J16, J17, J28, K11, K13, K14, K17, K18, L4, L9, L11, L12, L13, L14, L15, L16, L17, L18, L19, L24, M10, M11, M14, M15, M18, M19, N11, N18, N25, P9, P11, P18, P19, R9, R11, R14, R15, R18, R19, R26, T10, T11, T14, T15, T18, T25, U10, U11, U18, V9, V11, V14, V15, V18, V24, V27, W18, W19, Y11, Y14, Y18, Y19, Y25, Y27, AB4, AB27, AC27, AE20, AE24, AF5, AF15, AG10	_	_	

### Package and Pin Listings

Signal	Package Pin Number	Pin Type	Power Supply	Notes
GV <sub>DD</sub>	C19, C22, C25, G24, J18, J19, J20, J24, K19, K20, K26, L20, M20, M26, N19, N20, P20, P27, R20, T19, T20, T27, U19, U20, U25, V19, V20, W20, W26, Y20, AA24, AB28, AC21, AC28, AD28, AF21, AF25	Power for DDR DRAM I/O Voltage (2.5 V or 1.8 V)	GV <sub>DD</sub>	
LV <sub>DD</sub> 0	F3, J9		LV <sub>DD</sub> 0	
LV <sub>DD</sub> 1	P3, P10		LV <sub>DD</sub> 1	10
LV <sub>DD</sub> 2	R4, R10		LV <sub>DD</sub> 2	10
V <sub>DD</sub>	M12, M13, M16, M17, N10, N12, N13, N14, N15, N16, N17, P12, P13, P14, P15, P16, P17, R12, R13, R16, R17, T12, T13, T16, T17, U12, U13, U14, U15, U16, U17, V12, V13, V16, V17, W11, W12, W13, W15, W16, W17, Y16, Y17	Power for Core (1.2 V)	V <sub>DD</sub>	
OV <sub>DD</sub>	C6, C12, D17, J11, J13, J14, K3, K9, K10, K12, K15, K16, L10, M9, N9, T9, U9, V3, V10, W9, W10, W14, Y9, Y10, Y12, Y13, Y15, AA3, AE6, AE16, AF11, AF20	PCI, 10/100 Ethernet, and other Standard (3.3 V)	OV <sub>DD</sub>	
MVREF1	J27	I	DDR Referen ce Voltage	
MVREF2	Y24	I	DDR Referen ce Voltage	
	No Connect	1	1	1
NC	F23, G23, H23, J23, K23, L23, M23, N23, P23, R23, T23, U23, V23, W23, Y23, AA23, AB23, AC23	_	_	—

### Table 65. MPC8358E PBGA Pinout Listing (continued)

#### Notes:

- 1. This pin is an open drain signal. A weak pull-up resistor (1 k $\Omega$ ) should be placed on this pin to OV<sub>DD</sub>.
- 2. This pin is an open drain signal. A weak pull-up resistor (2-10 kΩ) should be placed on this pin to OV<sub>DD</sub>.
- 3. This output is actively driven during reset rather than being three-stated during reset.
- 4. These JTAG pins have weak internal pull-up P-FETs that are always enabled.
- 5. This pin should have a weak pull up if the chip is in PCI host mode. Follow PCI specifications recommendation.
- 6. These are On Die Termination pins, used to control DDR2 memories internal termination resistance.

7. This pin must always be tied to GND.

- 8. This pin must always be left not connected.
- 9. This pin must always be tied to GV<sub>DD</sub>.
- 10. Refers to *MPC8360E PowerQUICC II™ Pro Integrated Communications Processor Reference Manual* section on "RGMII Pins" for information about the two UCC2 Ethernet interface options.
- 11. It is recommended that MDIC0 be tied to GND using an 18.2  $\Omega$  resistor and MDIC1 be tied to DDR power using an 18.2  $\Omega$  resistor for DDR2.

# 22 Clocking

Figure 52 shows the internal distribution of clocks within the MPC8358E.




Figure 52. MPC8358E Clock Subsystem

The primary clock source for the device can be one of two inputs, CLKIN or PCI\_CLK, depending on whether the device is configured in PCI host or PCI agent mode. Note that in PCI host mode, the primary clock input also depends on whether PCI clock outputs are selected with RCWH[PCICKEN]. When the device is configured as a PCI host device (RCWH[PCIHOST] = 1) and PCI clock output is selected (RCWH[PCICKEN] = 1), CLKIN is its primary input clock. CLKIN feeds the PCI clock divider (÷2) and the multiplexors for PCI\_SYNC\_OUT and PCI\_CLK\_OUT. The CFG\_CLKIN\_DIV configuration input selects whether CLKIN or CLKIN/2 is driven out on the PCI\_SYNC\_OUT signal. The OCCR[PCICD*n*]

parameters select whether CLKIN or CLKIN/2 is driven out on the PCI\_CLK\_OUT*n* signals.The OCCR[PCIOEN*n*] parameters enable the PCI\_CLK\_OUT*n* respectively.

PCI\_SYNC\_OUT is connected externally to PCI\_SYNC\_IN to allow the internal clock subystem to synchronize to the system PCI clocks. PCI\_SYNC\_OUT must be connected properly to PCI\_SYNC\_IN, with equal delay to all PCI agent devices in the system, to allow the device to function. When the device is configured as a PCI agent device, PCI\_CLK is the primary input clock. When the device is configured as a PCI agent device the CLKIN and the CFG\_CLKIN\_DIV signals should be tied to GND.

When the device is configured as a PCI host device (RCWH[PCIHOST] = 1) and PCI clock output is disabled (RCWH[PCICKEN] = 0), clock distribution and balancing done externally on the board. Therefore,  $PCI_SYNC_IN$  is the primary input clock.

As shown in , the primary clock input (frequency) is multiplied by the QUICC Engine block phase-locked loop (PLL), the system PLL, and the clock unit to create the QUICC Engine clock ( $ce_clk$ ), the coherent system bus clock ( $csb_clk$ ), the internal DDRC1 controller clock ( $ddr1_clk$ ), and the internal clock for the local bus interface unit and DDR2 memory controller ( $lb_clk$ ).

The *csb\_clk* frequency is derived from a complex set of factors that can be simplified into the following equation:

 $csb\_clk = \{PCI\_SYNC\_IN \times (1 + CFG\_CLKIN\_DIV)\} \times SPMF$ 

In PCI host mode, PCI\_SYNC\_IN  $\times$  (1 + CFG\_CLKIN\_DIV) is the CLKIN frequency; in PCI agent mode, CFG\_CLKIN\_DIV must be pulled down (low), so PCI\_SYNC\_IN  $\times$  (1 + CFG\_CLKIN\_DIV) is the PCI\_CLK frequency.

The *csb\_clk* serves as the clock input to the e300 core. A second PLL inside the e300 core multiplies up the *csb\_clk* frequency to create the internal clock for the e300 core (*core\_clk*). The system and core PLL multipliers are selected by the SPMF and COREPLL fields in the reset configuration word low (RCWL) which is loaded at power-on reset or by one of the hard-coded reset options. See Chapter 4, "Reset, Clocking, and Initialization," in the *MPC8360E Integrated Communications Processor Reference Manual, Rev. 2* for more information on the clock subsystem.

The *ce\_clk* frequency is determined by the QUICC Engine PLL multiplication factor (RCWL[CEPMF) and the QUICC Engine PLL division factor (RCWL[CEPDF]) according to the following equation:

 $ce_clk = (primary clock input \times CEPMF) \div (1 + CEPDF)$ 

The internal *ddr1\_clk* frequency is determined by the following equation:

 $ddr1_clk = csb_clk \times (1 + RCWL[DDR1CM])$ 

Note that the lb\_clk clock frequency (for DDRC2) is determined by RCWL[LBCM]. The *internal*  $ddr1_clk$  frequency is not the external memory bus frequency;  $ddr1_clk$  passes through the DDRC1 clock divider (÷2) to create the differential DDRC1 memory bus clock outputs (MEMC1\_MCK and MEMC1\_MCK). However, the data rate is the same frequency as  $ddr1_clk$ .

The internal *lb\_clk* frequency is determined by the following equation:

 $lb\_clk = csb\_clk \times (1 + \text{RCWL[LBCM]})$ 

### Clocking

Note that *lb\_clk* is not the external local bus or DDRC2 frequency; *lb\_clk* passes through the a LB clock divider to create the external local bus clock outputs (LSYNC\_OUT and LCLK[0:2]). The LB clock divider ratio is controlled by LCCR[CLKDIV].

In addition, some of the internal units may be required to be shut off or operate at lower frequency than the  $csb\_clk$  frequency. Those units have a default clock ratio that can be configured by a memory mapped register after the device comes out of reset. Table 66 specifies which units have a configurable clock frequency.

Unit	Default Frequency	Options
Security Core	csb_clk/3	Off, csb_clk <sup>1</sup> , csb_clk/2, csb_clk/3
PCI and DMA complex	csb_clk	Off, csb_clk

with limitation, only for slow csb\_clk rates, up to 166MHz

Table 67 provides the operating frequencies for the PBGA package under recommended operating conditions (see Table 2). All frequency combinations shown in the table below may not be available. Maximum operating frequencies depend on the part ordered, see Section 26.1, "Part Numbers Fully Addressed by this Document" for part ordering details and contact your Freescale Sales Representative or authorized distributor for more information.

### Table 67. Operating Frequencies for the PBGA Package

Characteristic <sup>1</sup>	400 MHz	Unit
e300 core frequency ( <i>core_clk</i> )	266–400	MHz
Coherent system bus frequency ( <i>csb_clk</i> )	133–266	MHz
QUICC Engine frequency ( <i>ce_clk</i> )	266	MHz
DDR and DDR2 memory bus frequency (MCLK) <sup>2</sup>	100–133	MHz
Local bus frequency (LCLK <i>n</i> ) <sup>3</sup>	16.67–133	MHz
PCI input frequency (CLKIN or PCI_CLK)	25–66.67	MHz
Security core maximum internal operating frequency	133	MHz

<sup>1</sup> The CLKIN frequency, RCWL[SPMF], and RCWL[COREPLL] settings must be chosen such that the resulting *csb\_clk*, MCLK, LCLK[0:2], and *core\_clk* frequencies do not exceed their respective maximum or minimum operating frequencies.

<sup>2</sup> The DDR data rate is 2x the DDR memory bus frequency.

<sup>3</sup> The local bus frequency is 1/2, 1/4, or 1/8 of the *lb\_clk* frequency (depending on LCCR[CLKDIV]) which is in turn 1x or 2x the *csb\_clk* frequency (depending on RCWL[LBCM]).

## 22.1 System PLL Configuration

The system PLL is controlled by the RCWL[SPMF] and RCWL[SVCOD] parameters. Table 68 shows the multiplication factor encodings for the system PLL.

RCWL[SPMF]	System PLL Multiplication Factor
0000	× 16
0001	Reserved
0010	× 2
0011	× 3
0100	× 4
0101	× 5
0110	× 6
0111	× 7
1000	× 8
1001	× 9
1010	× 10
1011	× 11
1100	× 12
1101	× 13
1110	× 14
1111	× 15

Table 68. System PLL Multiplication Factors

The RCWL[SVCOD] denotes the system PLL VCO internal frequency as shown in Table 69.

Table 69. System PLL VCO Divider

RCWL[SVCOD]	VCO Divider
00	4
01	8
10	2
11	Reserved

### NOTE

The VCO divider must be set properly so that the system VCO frequency is in the range of 600-1400 MHz.

The system VCO frequency is derived from the following equations:

 $csb_clk = \{PCI_SYNC_IN \times (1 + CFG_CLKIN_DIV)\} \times SPMF$ 

### System VCO Frequency = $csb\_clk \times$ VCO divider

As described in Section 22, "Clocking," the LBCM, DDRCM, and SPMF parameters in the reset configuration word low and the CFG\_CLKIN\_DIV configuration input signal select the ratio between the primary clock input (CLKIN or PCI\_CLK) and the internal coherent system bus clock (*csb\_clk*). Table 70 shows the expected frequency values for the CSB frequency for select *csb\_clk* to CLKIN/PCI\_SYNC\_IN ratios.

		ach alls	Input Clock Frequence	equency (M	MHz) <sup>2</sup>	
CFG_CLKIN_DIV at reset <sup>1</sup>	SPMF	<i>csb_clk</i> : Input Clock Ratio <sup>2</sup>	Clock 16.67		33.33	66.67
		Ralio -	<i>csb_clk</i> Frequency (MHz)			z)
Low	0010	2 : 1				133
Low	0011	3 : 1			100	200
Low	0100	4 : 1		100	133	266
Low	0101	5 : 1		125	166	333
Low	0110	6 : 1	100	150	200	
Low	0111	7:1	116	175	233	
Low	1000	8 : 1	133	200	266	
Low	1001	9 : 1	150	225	300	
Low	1010	10 : 1	166	250	333	
Low	1011	11 : 1	183	275		-
Low	1100	12 : 1	200	300		
Low	1101	13 : 1	216	325		
Low	1110	14 : 1	233			
Low	1111	15 : 1	250			
Low	0000	16 : 1	266			

		csb_clk :	Input Clock Frequency (M	Hz) <sup>2</sup>		
CFG_CLKIN_DIV at reset <sup>1</sup>	SPMF	Input Clock Ratio <sup>2</sup>	16.67	25	33.33	66.67
		Tiatio	CS	sb_clk Free	quency (MH	z)
High	0010	2 : 1		-		133
High	0011	3 : 1			100	200
High	0100	4 : 1			133	266
High	0101	5 : 1			166	333
High	0110	6 : 1			200	
High	0111	7:1			233	
High	1000	8 : 1				-
High	1001	9:1				
High	1010	10 : 1				
High	1011	11 : 1				
High	1100	12 : 1				
High	1101	13 : 1				
High	1110	14 : 1				
High	1111	15 : 1				
High	0000	16 : 1				

Table 70. CSB Frequency Options (continued)

<sup>1</sup> CFG\_CLKIN\_DIV is only used for host mode; CLKIN must be tied low and CFG\_CLKIN\_DIV must be pulled down (low) in agent mode.

<sup>2</sup> CLKIN is the input clock in host mode; PCI\_CLK is the input clock in agent mode.

### 22.2 Core PLL Configuration

RCWL[COREPLL] selects the ratio between the internal coherent system bus clock (*csb\_clk*) and the e300 core clock (*core\_clk*). Table 71 shows the encodings for RCWL[COREPLL]. COREPLL values not listed in Table 71 should be considered reserved.

Table 71	. e300	Core	PLL	Configuration	

RC	CWL[COREPL	.L]	<i>core clk: csb clk</i> Ratio	VCO divider
0-1	2-5	6		
nn	0000	n	PLL bypassed (PLL off, <i>csb_clk</i> clocks core directly)	PLL bypassed (PLL off, <i>csb_clk</i> clocks core directly)
00	0001	0	1:1	÷2
01	0001	0	1:1	÷4

RCWL[COREPLL]		RCWL[COREPLL] core_clk : csb_clk Ratio		VCO divider
0-1	2-5	6	<i>Core_cik</i> : <i>CSD_cik</i> Ratio	VCO divider
10	0001	0	1:1	÷8
11	0001	0	1:1	÷8
00	0001	1	1.5:1	÷2
01	0001	1	1.5:1	÷4
10	0001	1	1.5:1	÷8
11	0001	1	1.5:1	÷8
00	0010	0	2:1	÷2
01	0010	0	2:1	<del>:</del> 4
10	0010	0	2:1	÷8
11	0010	0	2:1	÷8
00	0010	1	2.5:1	÷2
01	0010	1	2.5:1	<del>:</del> 4
10	0010	1	2.5:1	÷8
11	0010	1	2.5:1	÷8
00	0011	0	3:1	÷2
01	0011	0	3:1	÷4
10	0011	0	3:1	÷8
11	0011	0	3:1	÷8

Table 71. e300 Core PLL Configuration (continued)

### NOTE

Core VCO frequency = Core frequency  $\times$  VCO divider. VCO divider (RCWL[COREPLL[0:1]]) must be set properly so that the core VCO frequency is in the range of 800–1800 MHz. Having a core frequency below the CSB frequency is not a possible option because the core frequency must be equal to or greater than the CSB frequency.

### 22.3 QUICC Engine PLL Configuration

The QUICC Engine PLL is controlled by the RCWL[CEPMF], RCWL[CEPDF], and RCWL[CEVCOD] parameters. Table 72 shows the multiplication factor encodings for the QUICC Engine PLL.

RCWL[CEPMF]	RCWL[CEPDF]	QUICC Engine PLL Multiplication Factor = RCWL[CEPMF] / (1+RCWL[CEPDF])
00000	0	× 16
00001	0	Reserved
00010	0	× 2
00011	0	× 3
00100	0	× 4
00101	0	× 5
00110	0	× 6
00111	0	× 7
01000	0	× 8
01001	0	× 9
01010	0	× 10
01011	0	× 11
01100	0	× 12
01101	0	× 13
01110	0	× 14
01111	0	× 15
10000	0	× 16
10001	0	× 17
10010	0	× 18
10011	0	× 19
10100	0	× 20
10101	0	× 21
10110	0	× 22
10111	0	× 23
11000	0	× 24
11001	0	× 25
11010	0	× 26
11011	0	× 27

Table 72. QUICC Engine PLL Multiplication Factors

Clocking

RCWL[CEPMF]	RCWL[CEPDF]	QUICC Engine PLL Multiplication Factor = RCWL[CEPMF] / (1+RCWL[CEPDF])
11100	0	× 28
11101	0	× 29
11110	0	× 30
11111	0	× 31
00011	1	× 1.5
00101	1	× 2.5
00111	1	× 3.5
01001	1	× 4.5
01011	1	× 5.5
01101	1	× 6.5
01111	1	× 7.5
10001	1	× 8.5
10011	1	× 9.5
10101	1	× 10.5
10111	1	× 11.5
11001	1	× 12.5
11011	1	× 13.5
11101	1	× 14.5

 Table 72. QUICC Engine PLL Multiplication Factors (continued)

Notes

1. Reserved modes are not listed.

The RCWL[CEVCOD] denotes the QE PLL VCO internal frequency as shown in Table 73.

Table 73.	QE PLL	<b>VCO Divider</b>	
-----------	--------	--------------------	--

RCWL[CEVCOD]	VCO Divider		
00	4		
01	8		
10	2		
11	Reserved		

### NOTE

The VCO divider (RCWL[CEVCOD]) must be set properly so that the QE VCO frequency is in the range of 600–1400 MHz. The QE frequency is not restricted by the CSB and core frequencies. The CSB, core, and QE frequencies should be selected according to the performance requirements.

The QE VCO frequency is derived from the following equations:

 $ce\_clk$  = (primary clock input × CEPMF) ÷ (1 + CEPDF) OE VCO Frequency =  $ce\_clk$  × VCO divider × (1 + CEPDF)

### 22.4 Suggested PLL Configurations

To simplify the PLL configurations, the device might be separated into two clock domains. The first domain contains the CSB PLL and the core PLL. The core PLL is connected serially to the CSB PLL, and has the csb\_clk as its input clock. The second clock domain has the QUICC Engine PLL. The clock domains are independent, and each of their PLLs are configured separately. Both of the domains has one common input clock. Table 74 shows suggested PLL configurations for 33 MHz and 66 MHz input clocks and illustrates each of the clock domains separately. Any combination of clock domains setting with same input clock are valid. Refer to Section 22, "Clocking," for the appropriate operating frequencies for your device.

Conf No. <sup>1</sup>	SPMF	CORE PLL	CEPMF	CEPDF	Input Clock Freq (MHz)	CSB Freq (MHz)	Core Freq (MHz)	QUICC Engine Freq (MHz)	400 (MHz)	533 (MHz)	667 (MHz)
	33 MHz CLKIN / PCI_SYNC_IN Options										
s1	0100	0000100	æ	æ	33	133	266		~	∞	~
s2	0100	0000101	æ	8	33	133	333		~	∞	8
s3	0101	0000100	æ	8	33	166	333		∞	∞	8
s4	0101	0000101	æ	8	33	166	416			∞	8
s5	0110	0000100	æ	8	33	200	400		~	∞	8
s6	0110	0000110	æ	8	33	200	600				8
s7	0111	0000011	æ	8	33	233	350		~	∞	8
s8	0111	0000100	æ	8	33	233	466			∞	8
s9	0111	0000101	æ	8	33	233	583				8
s10	1000	0000011	æ	8	33	266	400		~	∞	8
s11	1000	0000100	æ	8	33	266	533			∞	8
s12	1000	0000101	æ	æ	33	266	667				8
s13	1001	0000010	æ	æ	33	300	300		~	∞	8
s14	1001	0000011	æ	æ	33	300	450			∞	8
s15	1001	0000100	æ	8	33	300	600				8

Conf No. <sup>1</sup>	SPMF	CORE PLL	CEPMF	CEPDF	Input Clock Freq (MHz)	CSB Freq (MHz)	Core Freq (MHz)	QUICC Engine Freq (MHz)	400 (MHz)	533 (MHz)	667 (MHz)
s16	1010	0000010	æ	æ	33	333	333		∞	∞	~
s17	1010	0000011	æ	æ	33	333	500			∞	~
s18	1010	0000100	æ	æ	33	333	667				∞
c1	æ	æ	01001	0	33			300	∞	∞	∞
c2	æ	æ	01100	0	33			400	8	8	∞
c3	æ	æ	01110	0	33			466		8	∞
c4	æ	æ	01111	0	33			500		8	∞
c5	æ	æ	10000	0	33			533		8	∞
c6	æ	æ	10001	0	33			566			∞
				66 MHz	z CLKIN / PC	SYNC_IN	Options				
s1h	0011	0000110	æ	æ	66	200	400		8	8	8
s2h	0011	0000101	æ	æ	66	200	500			8	8
s3h	0011	0000110	æ	æ	66	200	600				∞
s4h	0100	0000011	æ	æ	66	266	400		8	8	∞
s5h	0100	0000100	æ	æ	66	266	533			~	∞
s6h	0100	0000101	æ	æ	66	266	667				∞
s7h	0101	0000010	æ	æ	66	333	333		8	8	∞
s8h	0101	0000011	æ	æ	66	333	500			∞	∞
s9h	0101	0000100	æ	æ	66	333	667				∞
c1h	æ	æ	00101	0	66			333	∞	8	∞
c2h	æ	æ	00110	0	66			400	∞	∞	∞
c3h	æ	æ	00111	0	66			466		∞	∞
c4h	æ	æ	01000	0	66			533		8	∞
c5h	æ	æ	01001	0	66			600			~

Table 74. Suggested PLL Configurations (continued)

<sup>1</sup> The Conf No. consist of prefix, an index and a postfix. The prefix 's' and 'c' stands for 'syset' and 'ce' respectively. the postfix 'h' stands for 'high input clock.' The index is a serial number.

The following steps describe how to use Table 74. See the example that follows:

- 1. Choose the up or down sections in the table according to input clock rate 33 MHz or 66 MHz.
- 2. Select a suitable CSB and core clock rates from Table 74. Copy the SPMF and CORE PLL configuration bits.
- 3. Select a suitable QUICC Engine clock rate from Table 74. Copy the CEPMF and CEPDF configuration bits.

4. Insert the chosen SPMF, COREPLL, CEPMF and CEPDF to the RCWL fields respectively.

Example:

SPMF	CORE PLL	CEPMF	CEPDF	Input Clock (MHz)	CSB Freq (MHz)	Core Freq (MHz)	QUICC Engine Freq (MHz)	400 (MHz)
1000	0000011	01001	0	33	266	400	300	8

• To configure the device with CSB clock rate of 266 MHz, core rate of 400 MHz, and QUICC

Engine clock rate 300 MHz while the input clock rate is 33 MHz. Conf No. "s10" and "c1" are selected from Table 74. SPMF is "1000," CORPLL is "0000011," CEPMF is "01001," and CEPDF is "0."

# 23 Thermal

This section describes the thermal specifications of the MPC8358E.

### 23.1 Thermal Characteristics

Table 75 provides the package thermal characteristics for the 668 29 mm x 29 mm PBGA package.

 Table 75. Package Thermal Characteristics for the PBGA Package

Characteristic	Symbol	Value	Unit	Notes
Junction-to-ambient Natural Convection on single layer board (1s)	R <sub>θJA</sub>	20	°C/W	1, 2
Junction-to-ambient Natural Convection on four layer board (2s2p)	R <sub>θJA</sub>	14	°C/W	1, 2, 3
Junction-to-ambient (@1 m/s) on single layer board (1s)	R <sub>0JMA</sub>	15	°C/W	1, 3
Junction-to-ambient (@ 1 m/s) on four layer board (2s2p)	R <sub>0JMA</sub>	11	°C/W	1, 3
Junction-to-board thermal	$R_{\theta J B}$	6	°C/W	4
Junction-to-case thermal	$R_{ extsf{ heta}JC}$	4	°C/W	5

Characteristic	Symbol	Value	Unit	Notes
Junction-to-Package Natural Convection on Top	ΨJT	4	°C/W	6

Notes

- 1. Junction temperature is a function of die size, on-chip power dissipation, package thermal resistance, mounting site (board) temperature, ambient temperature, air flow, power dissipation of other components on the board, and board thermal resistance.
- 2. Per JEDEC JESD51-2 and JEDEC JESD51-9 with the single layer board horizontal.
- 3. Per JEDEC JESD51-6 with the board horizontal. 1 m/sec is approximately equal to 200 linear feet per minute (LFM).
- 4. Thermal resistance between the die and the printed circuit board per JEDEC JESD51-8. Board temperature is measured on the top surface of the board near the package.
- 5. Thermal resistance between the die and the case top surface as measured by the cold plate method (MIL SPEC-883 Method 1012.1).
- Thermal characterization parameter indicating the temperature difference between package top and the junction temperature per JEDEC JESD51-2. When Greek letters are not available, the thermal characterization parameter is written as Psi-JT.

### 23.2 Thermal Management Information

For the following sections,  $P_D = (V_{DD} X I_{DD}) + P_{I/O}$  where  $P_{I/O}$  is the power dissipation of the I/O drivers. See Table 5 for typical power dissipations values.

### 23.2.1 Estimation of Junction Temperature with Junction-to-Ambient Thermal Resistance

An estimation of the chip junction temperature, T<sub>J</sub>, can be obtained from the equation:

$$T_J = T_A + (R_{\theta JA} \times P_D)$$

where:

 $T_J$  = junction temperature (°C)

 $T_A$  = ambient temperature for the package (°C)

 $R_{\theta IA}$  = junction to ambient thermal resistance (°C/W)

 $P_D$  = power dissipation in the package (W)

The junction to ambient thermal resistance is an industry standard value that provides a quick and easy estimation of thermal performance. As a general statement, the value obtained on a single layer board is appropriate for a tightly packed printed circuit board. The value obtained on the board with the internal planes is usually appropriate if the board has low power dissipation and the components are well separated. Test cases have demonstrated that errors of a factor of two (in the quantity  $T_J - T_A$ ) are possible.

# 23.2.2 Estimation of Junction Temperature with Junction-to-Board Thermal Resistance

The thermal performance of a device cannot be adequately predicted from the junction to ambient thermal resistance. The thermal performance of any component is strongly dependent on the power dissipation of surrounding components. In addition, the ambient temperature varies widely within the application. For

many natural convection and especially closed box applications, the board temperature at the perimeter (edge) of the package will be approximately the same as the local air temperature near the device. Specifying the local ambient conditions explicitly as the board temperature provides a more precise description of the local ambient conditions that determine the temperature of the device. At a known board temperature, the junction temperature is estimated using the following equation:

$$T_{J} = T_{B} + (R_{\theta JB} \times P_{D})$$
  
where:  
$$T_{J} = \text{junction temperature (°C)}$$
  
$$T_{B} = \text{board temperature at the package perimeter (°C)}$$
  
$$R_{\theta JA} = \text{junction to board thermal resistance (°C/W) per JESD51-8}$$
  
$$P_{D} = \text{power dissipation in the package (W)}$$

When the heat loss from the package case to the air can be ignored, acceptable predictions of junction temperature can be made. The application board should be similar to the thermal test condition: the component is soldered to a board with internal planes.

### 23.2.3 Experimental Determination of Junction Temperature

To determine the junction temperature of the device in the application after prototypes are available, the Thermal Characterization Parameter ( $\Psi_{JT}$ ) can be used to determine the junction temperature with a measurement of the temperature at the top center of the package case using the following equation:

$$T_{J} = T_{T} + (\Psi_{JT} \times P_{D})$$
  
where:  
$$T_{J} = \text{junction temperature (°C)}$$
  
$$T_{T} = \text{thermocouple temperature on top of package (°C)}$$
  
$$\Psi_{JT} = \text{junction to ambient thermal resistance (°C/W)}$$
  
$$P_{D} = \text{power dissipation in the package (W)}$$

The thermal characterization parameter is measured per JESD51-2 specification using a 40 gauge type T thermocouple epoxied to the top center of the package case. The thermocouple should be positioned so that the thermocouple junction rests on the package. A small amount of epoxy is placed over the thermocouple junction and over about 1 mm of wire extending from the junction. The thermocouple wire is placed flat against the package case to avoid measurement errors caused by cooling effects of the thermocouple wire.

### 23.2.4 Heat Sinks and Junction-to-Case Thermal Resistance

In some application environments, a heat sink will be required to provide the necessary thermal management of the device. When a heat sink is used, the thermal resistance is expressed as the sum of a junction to case thermal resistance and a case to ambient thermal resistance:

$$R_{\theta JA} = R_{\theta JC} + R_{\theta CA}$$
  
where:

 $R_{\theta IA}$  = junction to ambient thermal resistance (°C/W)

 $R_{\theta IC}$  = junction to case thermal resistance (°C/W)

 $R_{\theta CA}$  = case to ambient thermal resistance (°C/W)

 $R_{\theta JC}$  is device related and cannot be influenced by the user. The user controls the thermal environment to change the case to ambient thermal resistance,  $R_{\theta CA}$ . For instance, the user can change the size of the heat sink, the air flow around the device, the interface material, the mounting arrangement on printed circuit board, or change the thermal dissipation on the printed circuit board surrounding the device.

To illustrate the thermal performance of the devices with heat sinks, the thermal performance has been simulated with a few commercially available heat sinks. The heat sink choice is determined by the application environment (temperature, air flow, adjacent component power dissipation) and the physical space available. Because there is not a standard application environment, a standard heat sink is not required.

 Table 76 shows heat sinks and junction-to-case thermal resistance for PBGA package.

 Table 76. Heat Sinks and Junction-to-Case Thermal Resistance of PBGA Package

Heat Sink Assuming Thermal Grease	Air Flow	29 $ imes$ 29 mm PBGA
neat Slik Assuming memai Grease		Thermal Resistance
AAVID $30 \times 30 \times 9.4$ mm Pin Fin	Natural Convection	12.6
AAVID $30 \times 30 \times 9.4$ mm Pin Fin	1 m/s	8.2
AAVID 30 $\times$ 30 $\times$ 9.4 mm Pin Fin	2 m/s	7.0
AAVID 31 $\times$ 35 $\times$ 23 mm Pin Fin	Natural Convection	10.5
AAVID 31 $\times$ 35 $\times$ 23 mm Pin Fin	1 m/s	6.6
AAVID 31 $\times$ 35 $\times$ 23 mm Pin Fin	2 m/s	6.1
Wakefield, $53 \times 53 \times 25$ mm Pin Fin	Natural Convection	9.0
Wakefield, $53 \times 53 \times 25$ mm Pin Fin	1 m/s	5.6
Wakefield, $53 \times 53 \times 25$ mm Pin Fin	2 m/s	5.1
MEI, $75 \times 85 \times 12$ no adjacent board, extrusion	Natural Convection	9.0
MEI, $75 \times 85 \times 12$ no adjacent board, extrusion	1 m/s	5.7
MEI, $75 \times 85 \times 12$ no adjacent board, extrusion	2 m/s	5.1

Accurate thermal design requires thermal modeling of the application environment using computational fluid dynamics software which can model both the conduction cooling and the convection cooling of the air moving through the application. Simplified thermal models of the packages can be assembled using the junction-to-case and junction-to-board thermal resistances listed in the thermal resistance table. More detailed thermal models can be made available on request.

#### Thermal

Heat sink vendors include the following: Aavid Thermalloy 80 Commercial St.	603-224-9988
Concord, NH 03301 Internet: www.aavidthermalloy.com Alpha Novatech 473 Sapena Ct. #15 Santa Clara, CA 95054	408-749-7601
Internet: www.alphanovatech.com	
International Electronic Research Corporation (IERC) 413 North Moss St. Burbank, CA 91502 Internet: www.ctscorp.com	818-842-7277
Millennium Electronics (MEI) Loroco Sites 671 East Brokaw Road	408-436-8770
San Jose, CA 95112 Internet: www.mei-millennium.com	
Tyco Electronics Chip Coolers™ P.O. Box 3668 Harrisburg, PA 17105-3668	800-522-6752
Internet: www.chipcoolers.com	
Wakefield Engineering 33 Bridge St. Pelham, NH 03076 Internet: www.wakefield.com	603-635-5102
Interface material vendors include the following:	
Chomerics, Inc. 77 Dragon Ct. Woburn, MA 01888-4014 Internet: www.chomerics.com	781-935-4850
Dow-Corning Corporation Dow-Corning Electronic Materials 2200 W. Salzburg Rd. Midland, MI 48686-0997 Internet: www.dowcorning.com	800-248-2481
Shin-Etsu MicroSi, Inc. 10028 S. 51st St. Phoenix, AZ 85044 Internet: www.microsi.com	888-642-7674

800-347-4572

The Bergquist Company 18930 West 78th St. Chanhassen, MN 55317 Internet: www.bergquistcompany.com

### 23.3 Heat Sink Attachment

When attaching heat sinks to these devices, an interface material is required. The best method is to use thermal grease and a spring clip. The spring clip should connect to the printed circuit board, either to the board itself, to hooks soldered to the board, or to a plastic stiffener. Avoid attachment forces which would lift the edge of the package or peel the package from the board. Such peeling forces reduce the solder joint lifetime of the package. Recommended maximum force on the top of the package is 10 lb force (4.5 kg force). If an adhesive attachment is planned, the adhesive should be intended for attachment to painted or plastic surfaces and its performance verified under the application requirements.

### 23.3.1 Experimental Determination of the Junction Temperature with a Heat Sink

When heat sink is used, the junction temperature is determined from a thermocouple inserted at the interface between the case of the package and the interface material. A clearance slot or hole is normally required in the heat sink. Minimizing the size of the clearance is important to minimize the change in thermal performance caused by removing part of the thermal interface to the heat sink. Because of the experimental difficulties with this technique, many engineers measure the heat sink temperature and then back calculate the case temperature using a separate measurement of the thermal resistance of the interface. From this case temperature, the junction temperature is determined from the junction to case thermal resistance.

$$T_J = T_C + (R_{\theta JC} \times P_D)$$

where:

 $T_J$  = junction temperature (°C)

 $T_C$  = case temperature of the package (°C)

 $R_{\theta IC}$  = junction to case thermal resistance (°C/W)

 $P_D$  = power dissipation (W)

# 24 System Design Information

This section provides electrical and thermal design recommendations for successful application of the MPC8358E. Additional information can be found in AN3097, *MPC8360E/MPC8358E PowerQUICC*<sup>TM</sup> *Design Checklist, Rev. 1.* 

#### System Clocking 24.1

The device includes two PLLs.

- 1. The platform PLL  $(AV_{DD})$  generates the platform clock from the externally supplied CLKIN input. The frequency ratio between the platform and CLKIN is selected using the platform PLL ratio configuration bits as described in Section 22.1, "System PLL Configuration."
- 2. The e300 core PLL (AV<sub>DD</sub>2) generates the core clock as a slave to the platform clock. The frequency ratio between the e300 core clock and the platform clock is selected using the e300 PLL ratio configuration bits as described in Section 22.2, "Core PLL Configuration."

#### 24.2 **PLL Power Supply Filtering**

Each of the PLLs listed above is provided with power through independent power supply pins (AV<sub>DD</sub>1,  $AV_{DD}$  respectively). The  $AV_{DD}$  level should always be equivalent to  $V_{DD}$ , and preferably these voltages will be derived directly from V<sub>DD</sub> through a low frequency filter scheme such as the following.

There are a number of ways to reliably provide power to the PLLs, but the recommended solution is to provide five independent filter circuits as illustrated in Figure 53, one to each of the five  $AV_{DD}$  pins. By providing independent filters to each PLL the opportunity to cause noise injection from one PLL to the other is reduced.

This circuit is intended to filter noise in the PLLs resonant frequency range from a 500 kHz to 10 MHz range. It should be built with surface mount capacitors with minimum Effective Series Inductance (ESL). Consistent with the recommendations of Dr. Howard Johnson in *High Speed Digital Design: A Handbook* of Black Magic (Prentice Hall, 1993), multiple small capacitors of equal value are recommended over a single large value capacitor.

Each circuit should be placed as close as possible to the specific AV<sub>DD</sub> pin being supplied to minimize noise coupled from nearby circuits. It should be possible to route directly from the capacitors to the AV<sub>DD</sub> pin, which is on the periphery of package, without the inductance of vias.

Figure 53 shows the PLL power supply filter circuit.




Figure 53. PLL Power Supply Filter Circuit

#### **Decoupling Recommendations** 24.3

Due to large address and data buses, and high operating frequencies, the device can generate transient power surges and high frequency noise in its power supply, especially while driving large capacitive loads. This noise must be prevented from reaching other components in the device system, and the device itself requires a clean, tightly regulated source of power. Therefore, it is recommended that the system designer place at least one decoupling capacitor at each V<sub>DD</sub>, OV<sub>DD</sub>, GV<sub>DD</sub>, and LV<sub>DD</sub> pins of the device. These decoupling capacitors should receive their power from separate  $V_{DD}$ ,  $OV_{DD}$ ,  $GV_{DD}$ ,  $LV_{DD}$ , and GND

#### System Design Information

power planes in the PCB, utilizing short traces to minimize inductance. Capacitors may be placed directly under the device using a standard escape pattern. Others may surround the part.

These capacitors should have a value of 0.01 or 0.1  $\mu$ F. Only ceramic SMT (surface mount technology) capacitors should be used to minimize lead inductance, preferably 0402 or 0603 sizes.

In addition, it is recommended that there be several bulk storage capacitors distributed around the PCB, feeding the  $V_{DD}$ ,  $OV_{DD}$ ,  $GV_{DD}$ , and  $LV_{DD}$  planes, to enable quick recharging of the smaller chip capacitors. These bulk capacitors should have a low ESR (equivalent series resistance) rating to ensure the quick response time necessary. They should also be connected to the power and ground planes through two vias to minimize inductance. Suggested bulk capacitors—100–330  $\mu$ F (AVX TPS tantalum or Sanyo OSCON).

### 24.4 Connection Recommendations

To ensure reliable operation, it is highly recommended to connect unused inputs to an appropriate signal level. Unused active low inputs should be tied to  $OV_{DD}$ ,  $GV_{DD}$ , or  $LV_{DD}$  as required. Unused active high inputs should be connected to GND. All NC (no-connect) signals must remain unconnected.

Power and ground connections must be made to all external  $V_{DD}$ ,  $GV_{DD}$ ,  $LV_{DD}$ ,  $OV_{DD}$ , and GND pins of the device.

### 24.5 Output Buffer DC Impedance

The device drivers are characterized over process, voltage, and temperature. For all buses, the driver is a push-pull single-ended driver type (open drain for  $I^2C$ ).

To measure  $Z_0$  for the single-ended drivers, an external resistor is connected from the chip pad to  $OV_{DD}$  or GND. Then, the value of each resistor is varied until the pad voltage is  $OV_{DD}/2$  (see Figure 54). The output impedance is the average of two components, the resistances of the pull-up and pull-down devices. When data is held high, SW1 is closed (SW2 is open) and  $R_P$  is trimmed until the voltage at the pad equals  $OV_{DD}/2$ .  $R_P$  then becomes the resistance of the pull-up devices.  $R_P$  and  $R_N$  are designed to be close to each other in value. Then,  $Z_0 = (R_P + R_N)/2$ .

#### System Design Information




Figure 54. Driver Impedance Measurement

The value of this resistance and the strength of the driver's current source can be found by making two measurements. First, the output voltage is measured while driving logic 1 without an external differential termination resistor. The measured voltage is  $V_1 = R_{source} \times I_{source}$ . Second, the output voltage is measured while driving logic 1 with an external precision differential termination resistor of value  $R_{term}$ . The measured voltage is  $V_2 = 1/(1/R_1 + 1/R_2)) \times I_{source}$ . Solving for the output impedance gives  $R_{source} = R_{term} \times (V_1/V_2 - 1)$ . The drive current is then  $I_{source} = V_1/R_{source}$ .

Table 77 summarizes the signal impedance targets. The driver impedance are targeted at minimum  $V_{DD}$ , nominal  $OV_{DD}$ , 105°C.

Impedance	Local Bus, Ethernet, DUART, Control, Configuration, Power Management	PCI	DDR DRAM	Symbol	Unit
R <sub>N</sub>	42 Target	25 Target	20 Target	Z <sub>0</sub>	W
R <sub>P</sub>	R <sub>P</sub> 42 Target		20 Target	Z <sub>0</sub>	W
Differential	NA	NA	NA	Z <sub>DIFF</sub>	W

**Table 77. Impedance Characteristics** 

**Note:** Nominal supply voltages. See Table 1,  $T_J = 105^{\circ}C$ .

### 24.6 Configuration Pin Muxing

The device provides the user with power-on configuration options which can be set through the use of external pull-up or pull-down resistors of 4.7 k $\Omega$  on certain output pins (see customer visible configuration pins). These pins are generally used as output only pins in normal operation.

While HRESET is asserted however, these pins are treated as inputs. The value presented on these pins while HRESET is asserted, is latched when HRESET deasserts, at which time the input receiver is disabled

and the I/O circuit takes on its normal function. Careful board layout with stubless connections to these pull-up/pull-down resistors coupled with the large value of the pull-up/pull-down resistor should minimize the disruption of signal quality or speed for output pins thus configured.

### 24.7 Pull-Up Resistor Requirements

The device requires high resistance pull-up resistors (10 k $\Omega$  is recommended) on open drain type pins including I<sup>2</sup>C pins, Ethernet Management MDIO pin, and EPIC interrupt pins.

For more information on required pull-up resistors and the connections required for the JTAG interface, see *AN3097*, *MPC8360E/MPC8358E PowerQUICC*<sup>™</sup> *Design Checklist*, *Rev. 1*.

# 25 Document Revision History

Table 78 provides a revision history for this hardware specification.

Rev. Number	Date	Substantive Change(s)	
1	12/07/2007	Initial release.	

### Table 78. Document Revision History

# 26 Ordering Information

Ordering information for the parts fully covered by this specification document is provided in Section 26.1, "Part Numbers Fully Addressed by this Document."

### 26.1 Part Numbers Fully Addressed by this Document

Table 79 provides the Freescale part numbering nomenclature for the MPC8358E. Note that the individual part numbers correspond to a maximum processor core frequency. For available frequencies, contact your local Freescale sales office. In addition to the processor frequency, the part numbering scheme also includes an application modifier which may specify special application conditions. Each part number also contains a revision code which refers to the die mask revision number.

Table 79.	Part Numbering	Nomenclature <sup>1</sup>
14610 101		

MPC	nnnn	е	t	pp	aa	а	а	Α
Product Code	Part Identifier	Encryption Acceleration	Temperature Range	Package <sup>2</sup>	Processor Frequency <sup>3</sup>	Platform Frequency	QUICC Engine Frequency	Die Revision
MPC	8358	Blank = Not included E = included	0°C T <sub>A</sub> to 105°C T <sub>J</sub>	ZQ = PBGA VR = PBGA (no lead)	e300 core speed AD = 266 MHz AG = 400 MHz		D = 266 MHz	A=revision 2.1 silicon

<sup>1</sup> Not all processor, platform, and QUICC Engine frequency combinations are supported. For available frequency combinations, contact your local Freescale Sales Office or authorized distributor.

<sup>2</sup> See Section 21, "Package and Pin Listings," for more information on available package types.

<sup>3</sup> Processor core frequencies supported by parts addressed by this specification only. Not all parts described in this specification support all core frequencies. Additionally, parts addressed by Part Number Specifications may support other maximum core frequencies.

Table 80 shows the SVR settings by device and package type.

Table 80. SVR Settings

Device	Package	SVR (Rev 2.1)
MPC8358E	PBGA	0x804E_0021
MPC8358	PBGA	0x804F_0021

#### How to Reach Us:

Home Page: www.freescale.com

Web Support: http://www.freescale.com/support

#### **USA/Europe or Locations Not Listed:**

Freescale Semiconductor, Inc. Technical Information Center, EL516 2100 East Elliot Road Tempe, Arizona 85284 +1-800-521-6274 or +1-480-768-2130 www.freescale.com/support

#### Europe, Middle East, and Africa:

Freescale Halbleiter Deutschland GmbH Technical Information Center Schatzbogen 7 81829 Muenchen, Germany +44 1296 380 456 (English) +46 8 52200080 (English) +49 89 92103 559 (German) +33 1 69 35 48 48 (French) www.freescale.com/support

#### Japan:

Freescale Semiconductor Japan Ltd. Headquarters ARCO Tower 15F 1-8-1, Shimo-Meguro, Meguro-ku Tokyo 153-0064 Japan 0120 191014 or +81 3 5437 9125 support.japan@freescale.com

#### Asia/Pacific:

Freescale Semiconductor Hong Kong Ltd. Technical Information Center 2 Dai King Street Tai Po Industrial Estate Tai Po, N.T., Hong Kong +800 2666 8080 support.asia@freescale.com

#### For Literature Requests Only:

Freescale Semiconductor Literature Distribution Center P.O. Box 5405 Denver, Colorado 80217 +1-800 441-2447 or +1-303-675-2140 Fax: +1-303-675-2150 LDCForFreescaleSemiconductor @hibbertgroup.com Information in this document is provided solely to enable system and software implementers to use Freescale Semiconductor products. There are no express or implied copyright licenses granted hereunder to design or fabricate any integrated circuits or integrated circuits based on the information in this document.

Freescale Semiconductor reserves the right to make changes without further notice to any products herein. Freescale Semiconductor makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does Freescale Semiconductor assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation consequential or incidental damages. "Typical" parameters which may be provided in Freescale Semiconductor data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. Freescale Semiconductor does not convey any license under its patent rights nor the rights of others. Freescale Semiconductor products are not designed, intended, or authorized for use as components in systems intended for surgical implant into the body, or other applications intended to support or sustain life, or for any other application in which the failure of the Freescale Semiconductor product could create a situation where personal injury or death may occur. Should Buyer purchase or use Freescale Semiconductor products for any such unintended or unauthorized application, Buyer shall indemnify and hold Freescale Semiconductor and its officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized use, even if such claim alleges that Freescale Semiconductor was negligent regarding the design or manufacture of the part.

Freescale<sup>™</sup> and the Freescale logo are trademarks of Freescale Semiconductor, Inc. The Power Architecture and Power.org word marks and the Power and Power.org logos and related marks are trademarks and service marks licensed by Power.org. The PowerPC name is a trademark of IBM Corp. and is used under license. IEEE 1588, 802.1, 802.3, and 1149.1 are registered trademarks of the Institute of Electrical and Electronics Engineers, Inc. (IEEE). This product is not endorsed or approved by the IEEE. All other product or service names are the property of their respective owners.

© Freescale Semiconductor, Inc., 2007. Printed in the United States of America. All rights reserved.

Document Number: MPC8358EEC Rev. 1 12/2007



