

Data Sheet April 20, 2009 FN9116.1

# High Efficiency System Power Supply Controller for Notebook Computers

The ISL6232 is a high efficiency, quad output controller optimized for converting battery, wall adapter or network DC input voltage into system supply voltages required for portable applications. The ISL6232 includes two PWM controllers generating 0.8V to 5.5V, or fixed 5V and 3.3V outputs. It also features 5V and 3.3V always linear regulators with up to 100mA output current.

ISL6232 uses constant frequency current mode PWM control with out-of-phase operation for reducing the input ripple current and the ESR requirement of the input capacitors. Over 95% efficiency is achieved through synchronous rectification and dual PWM/Skip mode architecture. High light load efficiency with skip mode extends the battery life in system standby or shutdown mode. The 5V and 3.3V always linear regulators take their inputs from battery or AC-adapter; and, to further improve efficiency, their outputs are switched to the 5V or 3.3V outputs from switching regulators when 5V or 3.3V is available. Ultrasonic pulse skipping mode maintains switching frequency above 25kHz to eliminate the audio noise for high light load efficiency, and fixed frequency PWM operation mode reduces the RF interference in sensitive applications. External loop compensation is used to optimize the transient response with optimized external components. An accurate current sensing resistor in series with an output inductor, or DC resistance of the inductor is used to sense the output current of the current ramp signal, and overcurrent protection. A peak current detecting scheme is used for overcurrent protection and to prevent the inductor from saturation.

The ISL6232 has internal soft-start to control the inrush current. The soft-stop feature avoids negative output voltage for undervoltage protection, overcurrent protection, and shutdown by discharging output through an internal switch, and by damping the inductor current. The ISL6232 also features overvoltage protection, power-up sequences, power good output, and thermal shutdown. It has quiescent power dissipation as low as 3.5mW.

#### **Features**

- Supply Voltage Range: 5.5V to 25V
- 3.3V and 5V Fixed or Adjustable Outputs from 0.8V to 5.5V
- 5V, 3.3V/100mA Always Linear Regulators
- Out-of-Phase Operation Reduces the ESR Requirement of the Input Capacitors
- ±1.5% Output Voltage Accuracy Over Temperature
- Fixed 300kHz Current Mode Control Architecture
- Accurate Current Sensing or DCR Current Sensing
- Internal Soft-Start and Soft-Stop Output Discharge
- Selectable Power-up Sequence
- Selectable Forced PWM, Pulse Skipping, and Ultrasonic Pulse Skipping Mode (25kHz min)
- Peak Overcurrent Limit Prevents Inductor Saturation
- Overvoltage Protection, Undervoltage Shutdown
- Power Good Output
- · Thermal shutdown
- 5µA Shutdown Current
- Integrated Bootstrap Schottky Diodes
- 3.5mW Quiescent Power Dissipation
- Pb-Free Available (RoHS Compliant)

# **Applications**

- · Notebook, Sub-notebook, and Tablet Computers
- 2- to 4-cell Li-ion Battery-Powered Devices
- Dual Output Supplies for DSP, Memory, Logic and Microprocessor
- Telecom Systems, Network servers, and Storage


# **Ordering Information**

PART NUMBER (Note)	PART MARKING	TEMP. RANGE (°C)	PACKAGE (Pb-Free)	PKG. DWG. #
ISL6232CAZA	ISL 6232CAZ	-10 to +100	28 Ld QSOP	M28.15
ISL6232CAZA-T*	ISL 6232CAZ	-10 to +100	28 Ld QSOP	M28.15

<sup>\*</sup>Please refer to TB347 for details on reel specifications.

NOTE: These Intersil Pb-free plastic packaged products employ special Pb-free material sets, molding compounds/die attach materials, and 100% matte tin plate plus anneal (e3 termination finish, which is RoHS compliant and compatible with both SnPb and Pb-free soldering operations). Intersil Pb-free products are MSL classified at Pb-free peak reflow temperatures that meet or exceed the Pb-free requirements of IPC/JEDEC J STD-020

# **Pinout**



intersil

# **Absolute Maximum Ratings**

SHDN#, VIN to GND0.3V to +28V
BOOT3, BOOT5 to GND0.3V to +33V
VCC, LDO3, LDO5, CS3, CS5, OUT3, OUT5, COMP3, COMP5,
FB3, FB5, SKIP#, FREQ, PGOOD, EN3, EN5, REF
to GND0.3V to +6V
BOOT3 to PHASE30.3V to +6V
BOOT5 to PHASE50.3V to +6V
UGATE3 to PHASE30.3V to (BOOT3 + 0.3V)
UGATE5 to PHASE50.3V to (BOOT5 + 0.3V)
LGATE3 to GND0.3V to (LDO5 + 0.3V)
LGATE5 to PGND0.3V to (LDO5 + 0.3V)
PHASE3 to PGND
PHASE5 to PGND1V to 28V
PGND to GND0.3V to 0.3V

# **Thermal Information**

Thermal Resistance $\theta_{JA}$	
28 Lead QSOP Package (Note 1)	77
Junction Temperature Range55°C to	+150°C
Operating Temperature Range10°C to	+100°C
Storage Temperature65°C to	+150°C
Pb-Free Reflow Profilesee lin	k below
http://www.intersil.com/pbfree/Pb-FreeReflow.asp	

CAUTION: Do not operate at or near the maximum ratings listed for extended periods of time. Exposure to such conditions may adversely impact product reliability and result in failures not covered by warranty.

#### NOTE:

1.  $\theta_{JA}$  is measured with the component mounted on a high effective thermal conductivity test board in free air. See Tech Brief TB379 for details.

# **Electrical Specifications**

 $VIN = 12V, \ SHDN\# = EN3 = EN5 = VCC, \ SKIP\# = FB3 = FB5 = 0V, \ I_{LDO5} = 0mA, \ I_{LDO3} = 0mA, \ C_{REF} = 0.22 \mu F, \ I_{LDO5} = 0mA, \ I_{LDO3} = 0$  $C_{LDO3} = C_{LDO5} = 4.7 \mu F$ ,  $T_A = -10 ^{\circ} C$  to  $+100 ^{\circ} C$  (Note 2). Parameters with MIN and/or MAX limits are 100% tested at +25°C, unless otherwise specified. Temperature limits established by characterization and are not production tested.

PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNITS
SMPS CONTROLLER				•	
VIN Voltage Range	(Note 3)	5.5		25	V
3.3V Fixed Output Voltage	VIN = 5.5V to 25V, FB3 = 0V, SKIP# = VCC	3.250	3.300	3.350	V
5.0V Fixed Output Voltage	VIN = 5.5V to 25V, FB5 = 0V, SKIP# = VCC	5.023	5.100	5.177	V
FB3/FB5 at Programmable Mode	VIN = 5.5V to 25V, SKIP# = VCC	0.788	0.800	0.812	V
FB3/FB5 Programmable Mode Threshold Voltage		0.1	0.2	0.3	V
OUT3/OUT5 Voltage Range at Programmable Mode	(Note 3)	0.8		5.5	V
Line Regulation	VIN = 5.5V to 25V @ OUT3 VIN = 5.5V to 25V @ OUT5		0.005		%/V
	SKIP# = VCC, IOUT = 0A to 5A		-0.1		
Load Regulation	SKIP# = 0V, IOUT = 0A to 5A		-0.5		%
	SKIP# = REF, IOUT = 0A to 5A		-0.5		
OUT3/OUT5 Input Leakage Current	LDO5 = OUT = 5.5V, EN3 = EN5 = 0V		0.1	1	μΑ
CS3/CS5 Input Leakage Current	LDO5 = CS = 5.5V, EN3 = EN5 = 0V		0.1	1	μΑ
FB3/FB5 Input Bias Current	FB = 0.75V		0.01	0.1	μΑ
COMP3/COMP5 Trans-Conductance	COMP = 2.5V	50	100	150	μs
Positive Current Limit Threshold	CS-OUT	64	80	96	mV
Pulse Skipping Current Threshold	CS-OUT	3	13	26	mV
Zero Crossing Current Threshold	CS-OUT		6		mV
Negative Current Limit Threshold	CS-OUT		-20		mV
Operating Frequency	VIN = 5.5V to 25V	255	300	345	kHz
Maximum Duty Cycle		94			%
OUT3/OUT5 Soft-Start Period	EN = VCC	1.0	1.2	1.4	ms

intersil FN9116.1 April 20, 2009

# **Electrical Specifications**

VIN = 12V, SHDN# = EN3 = EN5 = VCC, SKIP# = FB3 = FB5 = 0V,  $I_{LDO5}$  = 0mA,  $I_{LDO3}$  = 0mA,  $C_{REF}$  = 0.22 $\mu$ F,  $C_{LDO3}$  =  $C_{LDO5}$  = 4.7 $\mu$ F,  $T_A$  = -10°C to +100°C (Note 2). Parameters with MIN and/or MAX limits are 100% tested at +25°C, unless otherwise specified. Temperature limits established by characterization and are not production tested. (Continued)

PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNITS
UGATE/LGATE Gate Driver Sink Current	UGATE and LGATE are forced to 2.5V		2		Α
UGATE/LGATE Gate Driver Source Current	UGATE and LGATE are forced to 2.5V		1		А
UGATE Gate Driver Pull-Up Resistance	Force BOOT-PHASE to 5V		2	4	Ω
UGATE Gate Driver Pull-Down Resistance	Force BOOT-PHASE to 5V		1	2.5	Ω
LGATE Gate Driver Pull-Up Resistance	LDO5 = 5V		2	4	Ω
LGATE Gate Driver Pull-Down Resistance	LDO5 = 5V		1	2.5	Ω
OUT3/OUT5 ON-Resistance at Discharge Mode			20	40	Ω
OUT3/OUT5 Low-Side Switch Turn-On Threshold at Discharge Mode		0.2	0.3	0.4	V
LINEAR REGULATOR AND REFERENCE					
VIN Shutdown Current	VIN = 5.5V to 25V, SHDN# = 0V		5	10	μA
VIN Standby Current	VIN = 5.5V to 25V, EN3 = EN5 = 0		150	200	μA
VIN Operating Supply Current	LDO5 switched to OUT5, 5V SMPS enabled and LDO3 switched to OUT3, 3.3V SMPS enabled.		1	7	μA
LDO5 Output Voltage	VIN = 6V to 25V, EN3 = EN5 = 0, I <sub>LDO5</sub> = 0 to 100mA	4.9	5.0	5.1	V
	VIN = 5.5V to 25V, EN3 = EN5 = 0, I <sub>LDO5</sub> = 0 to 100mA	4.8			V
LDO5 Maximum Output Current	VIN = 5.5V to 25V, EN3 = EN5 = 0	100			mA
LDO5 Current Limit	LDO5 pulled to GND		170	300	mA
LDO5 Undervoltage Lockout Threshold	Rising Edge		4.3	4.5	V
	Falling Edge	4.0	4.2		V
LDO5 Switch-Over Threshold		4.63	4.78	4.93	V
LDO5 Switch-Over Resistance	OUT5 to LDO5		2	3	Ω
LDO3 Output Voltage	VIN = 6V to 25V, EN3 = EN5 = 0, I <sub>LDO3</sub> = 0 to 100mA	3.215	3.28	3.345	V
	VIN = 5.5V to 25V, EN3 = EN5 = 0, I <sub>LDO3</sub> = 0 to 100mA	3.115			V
LDO3 Maximum Output Current	VIN = 5.5V to 25V, EN3 = EN5 = 0	100			mA
LDO3 Current Limit	LDO3 pulled to GND		170	300	mA
LDO3 Switch-Over Threshold	Rising Edge		3.00	3.10	V
	Falling Edge	2.85	2.95		V
LDO3 Switch-Over Resistance	OUT3 to LDO3		2.5	3.8	Ω
Quiescent Power Consumption	VIN = 5.5V to 25V, FB3 = FB5 = SKIP# = 0V, Both SMPSs are enabled		3.5	5	mW
REF Output Voltage	No Load	1.97	2.00	2.03	V
REF Load Regulation	0μA <i<sub>REF&lt;100μA</i<sub>			25	mV
FAULT DETECTION				•	
Output Overvoltage Trip Threshold	OUT is above the target voltage at no load Rising	109	113	117	%
Output Overvoltage Fault Propagation Delay	FB = 1.0V			1	μs
Output Undervoltage Trip Threshold	OUT is below the target voltage at no load	70	75	78	%
Output Undervoltage Latch Blanking Time	FB = 0.5V	15	20	25	ms

FN9116.1 April 20, 2009

# **Electrical Specifications**

VIN = 12V, SHDN# = EN3 = EN5 = VCC, SKIP# = FB3 = FB5 = 0V,  $I_{LDO5}$  = 0mA,  $I_{LDO3}$  = 0mA,  $I_{CREF}$  = 0.22 $\mu$ F,  $I_{LDO3}$  =  $I_{LDO5}$  = 4.7 $\mu$ F,  $I_{LDO5}$  = 0.22 $\mu$ F,  $I_{LDO5}$  = 4.7 $\mu$ F,  $I_{LDO5}$  = 4.7 $\mu$ F,  $I_{LDO5}$  = 0.22 $\mu$ F,  $I_{LDO5}$  = 0mA,  $I_{LDO3}$  = 0mA,

PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNITS
PGOOD Trip Threshold	Rising (After soft-start cycle complete)		91	97	%
	Falling	83	88		%
PGOOD Propagation Delay	FB = 0.8V		10	20	μs
PGOOD Low Level Voltage	I <sub>SINK</sub> = 5mA		0.1	0.2	V
PGOOD Leakage Current	Forced to VCC	-1		1	μΑ
Thermal Shutdown Threshold Hysteresis			150 25		°C
INPUTS	·		•		
EN3/EN5 Input Voltage	Low			0.8	
	Delay start threshold voltage	REF- 0.05	REF	REF+ 0.2	V
	High	2.4			
SKIP# Input Voltage	Low			0.8	
	Ultrasonic skip mode threshold voltage	REF- 0.05	REF	REF+ 0.2	V
	High	2.4			Ī
SHDN# Input Voltage	Low			0.7	V
	High	2.4			V
Input Leakage Current	EN3/EN5/SKIP#/SHDN#	-1		1	μΑ

# NOTES:

- 2. For specifications to -10°C, limits should be considered typical and are not production tested.
- 3. Limits established by characterization and are not production tested.




FIGURE 1. EFFICIENCY OF 3.3V OUTOUT vs LOAD (7V, 12V, 25V-PWM, SKIP)




FIGURE 2. EFFICIENCY OF 3.3V OUTPUT vs LOAD (7V, 12V, 25V-ULTRA SKIP)




FIGURE 3. FREQUENCY OF 3.3V OUTPUT vs LOAD (7V-PWM, SKIP, ULTRA SKIP)




FIGURE 4. FREQUENCY OF 3.3V OUTPUT vs LOAD (12V-PWM, SKIP, ULTRA SKIP)




FIGURE 5. FREQUENCY OF 3.3V OUTPUT vs LOAD (25V-PWM, SKIP, ULTRA SKIP)




FIGURE 6. OUTPUT VOLTAGE REGULATION OF 3.3V vs LOAD (12V-PWM, SKIP, ULTRA SKIP)




FIGURE 7. OUTPUT RIPPLE OF 3.3V vs LOAD (12V-PWM, SKIP, ULTRA SKIP)




FIGURE 8. EFFICIENCY OF 5V OUTPUT vs LOAD (7V, 12V, 25V-PWM, SKIP)




FIGURE 9. EFFICIENCY OF 5V OUTPUT vs LOAD (7V, 12V, 25V-ULTRA SKIP)




FIGURE 10. FREQUENCY OF 5V OUTPUT vs LOAD (7V-PWM, SKIP, ULTRA SKIP)




FIGURE 11. FREQUENCY OF 5V OUTPUT vs LOAD (12V-PWM, SKIP, ULTRA SKIP)




FIGURE 12. FREQUENCY OF 5V OUTPUT vs LOAD (25V-PWM, SKIP, ULTRA SKIP)




FIGURE 13. OUTPUT VOLTAGE REGULATION OF 5V vs LOAD (12V-PWM, SKIP, ULTRA SKIP)




FIGURE 14. OUTPUT RIPPLE OF 5V vs LOAD (12V-PWM, SKIP, ULTRA SKIP)




FIGURE 15. PWM NO-LOAD BATTERY CURRENT vs INPUT **VOLTAGE** 




FIGURE 16. IDLE NO-LOAD BATTERY CURRENT vs INPUT **VOLTAGE** 




FIGURE 17. STANDBY INPUT CURRENT vs INPUT VOLTAGE

8




FIGURE 18. SHUTDOWN INPUT CURRENT vs INPUT **VOLTAGE** 

FN9116.1

April 20, 2009




FIGURE 19. LDO3 REGULATION OUTPUT VOLTAGE vs **OUTPUT CURRENT** 




FIGURE 20. LDO5 REGULATION OUTPUT VOLTAGE vs **OUTPUT CURRENT** 




FIGURE 21. REFERENCE VOLTAGE vs OUTPUT CURRENT




FIGURE 22. REF, LDO3, AND LDO5 POWER-UP




FIGURE 23. DELAYED START WAVEFORMS (EN5 = REF)




FIGURE 24. DELAYED START WAVEFORMS (EN3 = REF)




FIGURE 25. SOFT-START WAVEFORMS




FIGURE 26. 5V PWM-MODE LOAD TRANSIENT RESPONSE




FIGURE 27. 3.3V PWM-MODE LOAD TRANSIENT RESPONSE

# Functional Pin Descriptions

#### BOOT3

It powers the upper MOSFET driver for OUT3. Connect a 0.1µF ceramic capacitor to PHASE3.

# BOOT5

It powers the upper MOSFET driver for OUT5. Connect a 0.1µF ceramic capacitor to PHASE5.

### **UGATE3**

High side N-MOSFET gate drive output for OUT3. Swing between PHASE3 and BOOT3.

# **UGATE5**

High side N-MOSFET gate drive output for OUT5. Swing between PHASE5 and BOOT5.

# LGATE3, LGATE5

Low-side N-MOSFET gate drive outputs for OUT3 and OUT5, respectively. Swing between 0V and LDO5.

# LDO3

3.3V internal LDO output. It can provide a total of 100mA. If OUT3 is greater than the LDO3 switch-over threshold, the LDO3 regulator shuts down and LDO3 pin connects to OUT3 through a  $2.5\Omega$  switch. Bypass a  $4.7\mu F$  ceramic capacitor to ground.

#### FB3, FB5

Output feedback inputs for OUT3 and OUT5. Connect to ground for fixed 3.3V and 5V outputs. Connect to output through a voltage divider for adjustable outputs.

# **CS3, CS5**

Inductor current sensing positive inputs for OUT3 and OUT5. The current sensing signal is compared with the 80mV internal set threshold to perform overcurrent protection. It has negative 20mV current limit for ultrasonic skipping mode operation. It is also used as current ramp for current mode control.

intersil FN9116.1 April 20, 2009

#### **PGOOD**

Open drain output. Active high after soft-start cycle delay when both outputs are above 90% of the regulated voltage: Pull low immediately when either output is below 90% of the regulated output.

### **GND**

Analog ground.

#### VIN

This pin is the input of the internal 5V and 3.3V LDO regulators. Connect VIN to the battery or AC-adapter output.

#### LDO5

5V internal LDO output. LDO5 is the gate driver supply for the external MOSFETs. It can provide a total of 100mA, including MOSFET gate drive requirements and external loads. If OUT5 is greater than the LDO5 switch-over threshold, the LDO5 regulator shuts down and LDO5 pin connects to OUT5 through a 2Ω switch. Bypass a 4.7μF ceramic capacitor to ground.

#### VCC

VCC is derived from LDO5. This pin is used to power the internal analog integrated circuit only. The only connection to this pin is a 0.1µF ceramic capacitor to ground.

#### EN3

3.3V output enable input. Connect to high for enabling 3.3V output. Connect to low for disabling 3.3V output. When it is connected to REF, the 3.3V output starts after 5V output reaches regulation. Drive EN3 below the clear fault level to reset the fault latches.

#### EN<sub>5</sub>

5V output enable input. Connect to high for enabling 5V output. Connect to low for disabling to 5V output. When it is connected to REF, the 5V output starts after 3.3V output reaches regulation. Drive EN5 below the clear fault level to reset the fault latches.

# PHASE3. PHASE5

Phase connection pins for OUT3 and OUT5, respectively. Connect to joint points of the high side MOSFET source. output inductor, and low side MOSFET drain.

#### OUT5

Connect to the 5V output. It is used to sense the output voltage and connect to the negative terminal of the sensing resistor. If OUT5 is greater than the LDO5 switchover threshold, the LDO5 internal linear regulator shuts down and LDO5 connects to OUT5 through a  $2\Omega$  switch.

#### OUT3

Connect to the 3.3V output. It is used to sense the output voltage and connected to the negative terminal of the sensing resistor. If OUT3 is greater than the LDO3 switchover threshold, the LDO3 internal linear regulator shuts down and LDO3 connects to OUT3 through a 2.5\Omega. switch.

#### **PGND**

Power ground.

#### SHDN#

Shut down control input. Connect to ground, for shutting down all internal circuitry. Connect to VIN for automatic start-up.

#### SKIP#

Mode selection input. Connect to ground for pulse skip operation. Connect to VCC for forced PWM operation. Connect to REF for ultrasonic pulse skipping operation. For debugging purposes, SKIP# can be pulled 1V above VCC to disable the latch-off features of overcurrent, undervoltage, and overvoltage protections.

#### REF

Reference output. Bypass a 0.22µF ceramic capacitor to ground. REF can source up to 100µA for external loads.

# COMP3, COMP5

External loop compensation for OUT3 and OUT5, respectively. Connect a resistor in series with a capacitor to ground.

intersil FN9116.1 April 20, 2009

# **Typical Operating Performance**

# **Typical Application Circuits**

The typical application circuits shown in Figures 28 and Figure 29 generate 5V/5A and 3.3V/5A for system power supplies in a notebook computer.

VIN: 5.5V TO 25V




FIGURE 28. ISL6232 TYPICAL APPLICATION CIRCUIT WITH ACCURATE CURRENT SENSING




FIGURE 29. ISL6232 TYPICAL APPLICATION CIRCUIT WITH DCR CURRENT SENSING

# Theory of Operation

The ISL6232 is a high-efficiency quad output controller optimized for converting battery, wall adapter, or network DC input voltage into system supply voltages required for portable applications where high efficiency and low quiescent supply current are required. The ISL6232 includes two PWM controllers that are fixed at 5V and 3.3V respectively, or they can be programmed from 0.8V to 5.5V.

Figure 30 shows its functional block diagram. ISL6232 uses a constant-frequency, 300kHz, peak current-mode PWM control scheme with 180° out-of-phase operation for reducing the input ripple current and also ESR requirement of the input capacitors. Light-load efficiency is improved by the variable-frequency pulse-skipping operation that reduces switching losses and gate-charge losses. In order to eliminate the audio noise at extremely light load condition, the ultrasonic pulse skipping mode is selectable by tying

SKIP# pin to REF so that a minimum 25kHz switching frequency can be maintained.

Each switching-mode step-down circuit includes two external N-MOSFETs and an LC output filter. The output voltage is the average AC voltage at PHASE node, which is regulated by changing the duty cycle of the external N-MOSFETs. The gate-drive signal to the high side MOSFET must exceed VIN voltage and is provided by a 0.1µF boost capacitor, which is connected between BOOT and PHASE.




FIGURE 30. FUNCTIONAL DIAGRAM

Each buck controller includes a feedback resistor divider network, a multiplexer for programmable mode, a transconductance error amplifier, a PWM comparator, high-side gate and low-side gate drivers, and control logic circuit. Figure 31 shows the synchronous buck PWM controller block diagram.

The external loop compensator is used to optimize the transient response with optimized external components. An accurate current sensing resistor in series with output inductor or the DC resistance of the inductor is used to sense the output current for current ramp signal and overcurrent protection. Moreover, it contains fault-protection

circuitry that can monitor the undervoltage and overvoltage conditions of the OUT3 and OUT5 buck controller output voltages. A power-on sequence is implemented to control the power-up timing of OUT3 and OUT5. The power good signal, PGOOD, is toggled to logic high once both OUT3 and OUT5 reach 90% of the regulation points and soft start period is finished.

The ISL6232 also includes 5V and 3.3V linear regulators, 2V reference, and automatic switch-over circuits. All the blocks inside ISL6232 are not directly powered by  $V_{\mbox{\footnotesize{IN}}}$  voltage. Instead, the VIN voltage is stepped down to 5V by the 5V LDO5 regulator to supply both internal circuitry and the gate

<u>inter<sub>s</sub>il</u>




FIGURE 31. SYNCHRONOUS BUCK PWM CONTROLLER BLOCK DIAGRAM

drivers. The low side drivers are directly powered from LDO5 and the high side drivers are indirectly powered from LDO5 through the internal Schottky diode and external bootstrap capacitor. Only after soft-start is finished and when OUT5 is above 4.75V, an automatic switch-over circuit turns off the internal LDO5 regulator and powers the device from OUT5. This prevents the LDO5 and LDO3 from a voltage dip during the switch-over. It switches back to LDO5 when OUT5 is disabled for EN5 = 0. Similary, only after soft-start is finished and when OUT3 is above 3.0V, it turns off the 3.3V LDO3 regulator and powers the device from OUT3. It switches back to LDO3 just before OUT3 is disabled.

ISL6232 has internal soft-start to control the inrush current. This soft-stop feature avoids negative output voltage for undervoltage protection and overcurrent protection so that the part can be shut down by first discharging OUT3 or OUT5 through an internal  $20\Omega$  switch and damping the

15

inductor current. Finally, thermal shutdown is included in ISL6232 to protect the part from overheating.

#### **PWM Controller**

The two-buck controllers are nearly identical. The only difference is the fixed output voltage, 3.3V vs 5V. Both buck controllers use a peak current-mode PWM control scheme. For peak current mode control, the system can be unstable when the duty cycle is higher than 0.5. A slope compensation signal is used to stabilize the system. A PWM comparator compares the integrated voltage feedback signal (COMP) with the sum of the amplified current-sense signal and the slope-compensation ramp. At each rising edge of the internal clock, the high side MOSFET turns on until the PWM comparator trips. During this on-time, current ramps up through the inductor, sourcing current to the output and storing energy in the inductor. The current-mode feedback system regulates the peak inductor current as a function of the output voltage error signal. To preserve loop stability, a

FN9116.1 April 20, 2009

in<u>tersil</u>

slope-compensation ramp is summed into the main PWM comparator. During the off cycle, the external high side MOSFET turns off and the external low side MOSFET turns on. The inductor releases the stored energy as its current ramps down while still providing current to the output. The output capacitor stores the charge when the inductor current exceeds the load current and releases the charge when the inductor current is lower, smoothing the voltage across the load. During an overcurrent or short-circuit condition, it immediately turns off the high side MOSFET and turns on the low side MOSFET. This peak current limit prevents the inductor from saturation. If the overcurrent still exists at the rising edge of the next clock, the high side MOSFET will stay off and the low side MOSFET remains on to let the inductor current ramp down.

When SKIP# = GND, the efficiency is automatically optimized throughout the entire load current range. Skip mode significantly improves light-load efficiency by reducing the effective frequency, which reduces switching losses. The automatic transition to skip mode is determined by the current's zero-cross comparator, which detects inductor current zero crossing and turns off the low side MOSFET. The boundary is set by Equation 1:

$$I_{OUT} = \frac{V_{OUT}(1-D)}{2Lf_s}$$
 (EQ. 1)

where D = duty cycle,  $f_S$  = switching frequency, L = inductor value,  $I_{OUT}$  = output loading current,  $V_{OUT}$  = output voltage.

The PWM controller keeps the peak inductor current about 15% of the overcurrent limit in an active cycle, thus allowing subsequent cycles to be skipped as long as the COMP pin voltage is low enough. The switching waveform at light load behaves noisy and is asynchronous due to pulse skipping. Skip mode transits smoothly to fixed-frequency PWM operation as load current increases.

When SKIP# = REF, the ultrasonic mode is enabled so that the minimum switching frequency can be maintained higher than 25kHz. This ultrasonic pulse-skipping mode eliminates the audio noise that can occur in skip mode at very light load condition. Ultrasonic pulse skipping occurs if no switching has taken place within the last 30µs. The low side MOSFET turns on to induce a negative inductor current. Then, the high side MOSFET turns on when the inductor current reaches the negative current limit, or when the PWM comparator output has toggled to high before the next clock cycle. The negative current limit is determined by Equation 2:

$$I_{NLIM} = \frac{V_{NLIM}}{R_{CS}}$$
 (EQ. 2)

where  $V_{NLIM}$  is the negative current limit threshold and  $R_{CS}$  is current sense resistance.

When SKIP# = VCC, the controller always operates in forced PWM mode for the lowest noise and zero-cross detection is bypassed. The inductor current becomes negative at light load condition because the PWM loop tries to maintain a duty cycle set by  $V_{OUT}/V_{IN}$ , leading to poor efficiency at light loads. During forced PWM operation, each clock rising edge sets the main PWM latch that turns on the high side switch for a period determined by the duty cycle. As the high side MOSFET turns off, the synchronous rectifier latch sets and the low side MOSFET turns on. The low side MOSFET stays on until the beginning of the next clock cycle. Table 1 shows the operation mode.

**TABLE 1. OPERATION MODE TABLE** 

SKIP#	MODE	LOAD CONDITION	DESCRIPTION
GND	Skip	Light	Pulse skipping, DCM. Turn off UGATE when the inductor current reaches the skip current threshold.
GND	PWM	Heavy	Constant frequency PWM
REF	Ultrasonic Skip	Light	Pulse skipping, DCM. Turn on LGATE if there is no switching after 30µs. Turn it off once it reaches negative current limit or PWM comparator's output has toggled to high before the next clock cycle.
REF	PWM	Heavy	Constant frequency PWM
VCC	PWM	Light	Constant frequency PWM
VCC	PWM	Heavy	Constant frequency PWM

# **UGATE and LGATE Drivers**

A 0.1 $\mu$ F capacitor connected between BOOT and PHASE, as well as the internal Schottky diode connected from LDO5 to BOOT, generate the gate drive for the high side MOSFET. When the low side MOSFET turns on, PHASE goes to PGND. LDO5 charges the bootstrap capacitor through the Schottky diode. When the low side MOSFET turns off and the high side MOSFET turns on, PHASE voltage goes to V<sub>IN</sub>. The Schottky diode prevents the capacitor from discharging into LDO5. The LGATE synchronous rectifier drivers are powered by LDO5.

Both UGATE and LGATE gate drivers sink 2A peak current out of gate terminal, ensuring adequate gate drive for high-current applications. The internal pull-down transistors that drive LGATE low have a  $1\Omega$  typical ON-resistance. These low ON-resistance pull-down transistors can prevent LGATE from being pulled up during the fast rise time of the PHASE nodes due to capacitive coupling from the drain to the gate of the low side MOSFETs. In the case of high-current applications, some combinations of both high side and low side MOSFETs can still cause sufficient gate-drain coupling, which leads to shoot-through currents and poor efficiency. To

get around this situation, a small resistor (a few ohms) in series with the BOOT pin can be added to increase the turn-on time of the high side MOSFETs at the cost of efficiency.

Dead-time control circuitry is also implemented to monitor the UGATE and LGATE voltages so that one of the external MOSFETs can be prevented from turning on before the other one completely turns off. This method can allow operation without shoot-through with a wide selection range of external MOSFETs, minimizing delays and maintaining efficiency. To achieve this, the trace from UGATE and LGATE to the MOSFET gates must be low resistance and low inductance. Otherwise, the control circuitry will regard the MOSFET gate as in the off-state when there is still some charge left on the gate.

# **CURRENT SENSE INPUTS, CS AND OUT**

An internal current-sense amplifier produces a current signal proportional to the voltage generated by the sense resistance and the inductor current (R<sub>CS</sub>\*I<sub>L</sub>). The amplified current-sense signal and the internal slope-compensation signal sum together at the comparator inverting input. The PWM comparator turns off the high side MOSFET when this summed voltage exceeds the COMP voltage of the error amplifier.

The ISL6232 has a positive current limit threshold of 80mV with a ±20% tolerance. Whenever the voltage difference between CS and OUT exceeds 80mV, the high side MOSFET turns off and the low side MOSFET turns on. This lowers the duty cycle and causes the output voltage to drop until the current limit is no longer exceeded.

The external low-value sense resistor,  $R_{CS}$ , should be picked for  $65 \text{mV/l}_{PEAK}$ , where  $I_{PEAK}$  is the required peak inductor current to support the full load current. Also, the other components must be chosen to sustain continuous current of  $95 \text{mV/R}_{CS}$ . It is useful to wire the current-sense inputs with a twisted pair, which can reduce the possible noise picked up at CS and OUT as well as avoid unstable switching.

A negative current limit threshold, typical of 20mV, is implemented to prevent excessive reverse inductor currents when OUT dumps charges. This negative current limit is used to determine when the low side MOSFET should turn off at ultrasonic pulse skipping mode.

# Mode Transition Between DCM and CCM

The automatic transition to skip mode is determined by the current zero-cross comparator, which detects the inductor current's zero crossing and turns off the low side MOSFET. The threshold between pulse skipping pulse frequency modulation (PFM) and non-skipping PWM can not completely coincide with the boundary between continuous

current mode (CCM) and discontinuous current mode (DCM). In CCM mode, the boundary is set by Equation 3,

$$I_{OUT} = \frac{V_{OUT}(1-D)}{2Lf_s}$$
 (EQ. 3)

where D = duty cycle,  $f_S$  = switching frequency, L = inductor value, IOUT = output loading current, VOUT = output voltage.

However, the boundary is set by the following formula, Equation 4, in DCM condition.

$$I_{OUT} = \frac{V_{SKIP}}{2R_{CS}}$$
 (EQ. 4)

where VSKIP is the current limit threshold at skip mode. The above two boundary values can not be completely matched due to the tolerance of the pulse skipping current limit threshold, inductance, frequency, and line input voltage. The ISL6232 is designed in such a way that it operates in a mixed mode between DCM mode CCM mode during the mode transition, which may have one longer pulse and is followed by one shorter pulse. But this does not affect the output ripple voltage. This is a normal operation and it is not the loop stability issue. The inductor current is regulated in the CCM mode to meet the load current requirement since the inductor current is fixed in the DCM mode during the mixed mode operation.

### **POWER GOOD (PGOOD)**

PGOOD is kept low during soft-start. When both OUT3 and OUT5 voltages reach 90% of the regulation points, PGOOD toggles to high after the end of soft-start period. When either output turns off or is 10% below its regulation point, or a fault occurs in either output, PGOOD goes low. PGOOD is set to low during shutdown, standby, and soft-start.

# **DISCHARGE MODE**

When the output is disabled by toggling EN3 or EN5 from high to low or latched off due to the undervoltage or overcurrent fault, it is discharged through an internal  $20\Omega$  switch from PHASE to PGND until the output drops to 0.3V. After the output drops below 0.3V, LGATE is forced to high to discharge the output to ground. LDO5, VCC, and REF are active at this mode.

# POWER-ON RESET, DIGITAL SOFT-START, AND UVLO

When  $V_{\text{IN}}$  rises above approximately 3.8V, power-on reset occurs. After internal reference voltages and bias currents are ready, both LDO3 and LDO5 are enabled. After LDO5 reaches undervoltage lockout (UVLO) voltage, 4.3V, the buck controller is enabled if either EN3 or EN5 is tied to VCC. Then, the internal digital soft-start circuitry begins to charge-up the output capacitor of the buck controller gradually in 44 steps within 1.2ms (typ), so that the  $V_{\text{IN}}$  in-rush current can be reduced. Each buck controller

includes its own internal digital soft-start circuit. In shutdown or standby mode, the soft-start output is reset to zero.

# Fault Protection

# Undervoltage Protection

When the output undervoltage is detected at below 75% (typ) of the regulation output for 20ms blanking time, it enters the discharge mode by discharging the output through the internal 20 $\Omega$  switch connected from PHASE to PGND. When the output voltage drops below 0.3V, the external low side MOSFET is latched on to discharge the output to ground. When either output is in UVP, both outputs are latched off through soft-discharge. The latches can be reset by toggling V<sub>IN</sub>, SHDN#, or EN.

# Overvoltage Protection

When either output voltage is above 113% (typ) of the regulation point, both outputs are latched off by turning on the low side MOSFET and turning off the high side MOSFET. Discharging the output capacitors through the inductor and low-side MOSFET causes negative output voltage. For loads that cannot tolerate a negative voltage, place a 1A power Schottky diode across the output to act as a reverse-polarity clamp. If the overvoltage is due to a short in the high side MOSFET, the battery fuse will be blown and isolated from the output.

#### **Overcurrent Protection**

The output current is continuously monitored through either an accurate sensing resistor or the DCR of the inductor. When the inductor peak current reaches the overcurrent limit threshold, it immediately turn off the high side MOSFET and turn on the low side MOSFET. This peak current limiting prevents inductor saturation. If the overcurrent or short circuit condition is detected for more than 20ms (typ), the high side MOSFET is latched off and the output is discharged through the internal  $20\Omega$  switch connected from PHASE to PGND. When the output voltage drops below 0.3V, the low side MOSFET is latched on to discharge the output to ground. When either output is latched off due to overcurrent, the other output is also latched off through soft-discharge.

#### Thermal Protection

Thermal-overload protection limits total power dissipation in the device. When the junction temperature exceeds +150°C, a thermal sensor forces most of the internal circuitry into shutdown mode, thus allowing the device to cool down. The thermal sensor turns the device on again after the junction temperature drops by +25°C, causing a pulsed output during continuous overload conditions. The digital soft-start sequence begins after the thermal shutdown condition is removed.

# Power-Up Sequence

EN3 and EN5 control the power-up sequencing of buck controllers. Setting EN above 2.4V enables the outputs, and setting EN below 0.8V disables the outputs. Connecting EN3 or EN5 to REF forces the respective output off until the other output reaches 90% of the regulation point and soft-start cycle has ended. One of the buck controllers can remain on even though the other buck controller turns off. Table 2 shows the power sequence selection.

TABLE 2. POWER-UP SEQUENCE TABLE

SHDN#	EN3	EN5	LDO3	LDO5	5V BUCK	3.3V BUCK
Low	х	х	OFF	OFF	OFF	OFF
High	Low	Low	ON	ON	OFF	OFF
High	Low	High	ON	ON	ON	OFF
High	High	Low	ON	ON	OFF	ON
High	High	High	ON	ON	ON	ON
High	High	REF	ON	ON	ON after 3.3V up	ON
High	REF	High	ON	ON	ON	ON after 5V up

# **SHUTDOWN MODE**

When SHDN# is set below 0.8V, the part is completely shut down with a  $5\mu A$  (typ) shutdown  $V_{IN}$  current. When SHDN# is set above 2.4V, both LDO outputs and REF are active. This is prerequisite for enabling buck controllers. For automatic shutdown and startup, SHDN# can be tied to  $V_{IN}.$  Table 3 is the summary of various operation modes.

**TABLE 3. SUMMARY FOR VARIOUS OPERATION MODES** 

MODE	CONDITION	COMMENT
Shutdown	SHDN# = Low.	All circuitry off.
Standby	SHDN# = High. EN3 = EN5 = Low.	LDO5, LDO3, and 2V reference active. LGATE stays high.
Soft-Start	LDO5>UVLO EN3 or/and EN5 enabled.	Output voltage ramps up in 1.2ms.
Normal Operation	SHDN# = High. EN3 and EN5 enabled.	All circuitry is running.
Discharge	Either output is still high in standby mode.	Discharging the output through an internal $20\Omega$ switch from PHASE to PGND. One output may still operate while the other is in discharge mode. LDO5 active.
Undervoltage Protection	Either output is below 75% of nominal after a 20ms blanking time and output enabled.	Lower side MOSFET is latched on after discharge mode terminates. LDO5 is active. Reset by toggling EN3, EN5, SHDN#, VIN POR.
Overvoltage Protection	Either output voltage is 13% higher than the nominal.	Low side MOSFET is forced high and high side MOSFET is forced low.

#### **LINEAR REGULATORS AND 2V REFERENCE**

In ISL6232, there are two internal regulators available, which are LDO5 (5V) and LDO3 (3.3V). Once LDO5 is higher than 4.3V, it provides power for buck controllers, 2V reference, and all the other blocks powered by VCC. The maximum guaranteed output current that both LDO5 and LDO3 regulators can supply is 100mA. The real maximum current drawn from the LDOs is determined by the maximum power dissipation allowed in the package. A short-circuit or overcurrent limit protection, 170mA (typ), is implemented for both LDO5 and LDO3. Bypass LDO5 and LDO3 with a  $4.7\mu F$  ceramic capacitor.

When OUT5 is larger than the LDO5 switch-over threshold (4.78V) and after soft-start is finished, LDO5 is shorted to OUT5 through an internal  $2\Omega$  switch and the LDO5 regulator is disabled to reduce the power dissipation. Similarly, when OUT3 is larger than the LDO3 switch-over threshold (3.0V) and after soft-start is finished, LDO3 is shorted to OUT3 through an internal 2.5 $\Omega$  switch and LDO3 is turned off. All the internal blocks (powered by VCC) get the power from the high-efficiency switching power supply instead of the linear regulator.

The reference voltage, REF, is 2V with a  $\pm 1.5\%$  accuracy. REF provides the reference voltage, 0.8V, for buck controllers. REF is bypassed to GND with a 0.22 $\mu$ F capacitor.

# Application Information

This section describes how to select the external components including the inductor, input and output capacitors, switching MOSFETs, current sensing resistors and loop compensator design.

The inductor selection has to accommodate trade-offs between cost, size and efficiency. For example, the lower the inductance, the smaller the inductor size, but ripple current is higher; this results in higher AC losses in the magnetic core and the windings, which decrease the system efficiency. On the other hand, the higher inductance results in lower ripple current and smaller output filter capacitors, but higher DCR (DC resistance of the inductor) loss and slower transient response. Practical inductor design is based on the inductor ripple current being ±(15 to 20)% of the maximum operating DC current at maximum input voltage. The required inductance can be calculated from Equation 5:

$$L = \frac{V_{IN} - V_{OUT}}{\Delta I_L} \frac{V_{OUT}}{V_{IN}} \frac{f_s}{f_s}$$
 (EQ. 5)

where V<sub>IN</sub> is input voltage, V<sub>OUT</sub> is the output voltage,  $\Delta I_L$  is the inductor ripple current and f<sub>S</sub> is the switching frequency. The practical inductor ripple current is chosen at 30% of the output current:  $\Delta I_L = 30\% \cdot I_{OUT}$ 

For 
$$V_{IN} = 12V$$
,  $V_{OUT} = 5V$ ,  $I_{OUT} = 5A$ , and  $f_S = 300kHz$ ,  

$$L = \frac{12-5}{0.3\times5} \frac{5}{12\times300\times10^3} = 6.5\mu H$$
(EQ. 6)

Ferrite core inductors are often the best choice since they are optimized at 300kHz to 600kHz operation with low core loss. The inductor must be large enough not to saturate at the overcurrent limit  $I_{\rm OC}$ 

$$I_{OC} = \frac{95 \text{mV}}{R_{CS}}$$
 (EQ. 7)

One important factor is that the smaller the inductance, the faster the transient response. One of the parameters limiting the converters response to load transient is the time required to change the inductor current. Given a sufficiently fast control loop design, the ISL6232 can provide either approximately 5% or 95% duty cycle in response to a load transient. The response time is the time required to slew the inductor current from an initial current value to the transient current level. During this interval the difference between the inductor current and the transient current level must be supplied by the output capacitor. Minimizing the response time can minimize the output capacitance required. The response time to a transient is different for the application of load and the removal of load.

Equation 8 gives the approximate response time interval for application and removal of a step transient load:

$$t_{rise} \approx \frac{LI_{STEP}}{V_{IN} - V_{OUT}}, T_{fall} \approx \frac{LI_{STEP}}{V_{OUT}}$$
 (EQ. 8)

Where  $I_{\mbox{\scriptsize STEP}}$  is the transient load current step,  $t_{\mbox{\scriptsize rise}}$  and  $t_{\mbox{\scriptsize fall}}$  are the response time to the application and the removal of load, respectively. The worst-case response time can be either at the application or removal of load. Be sure to check both of these equations at the minimum and maximum output levels for the worst-case response time.

# **Determining the Overcurrent Limit**

The minimum current-limit threshold must be great enough to support the maximum load current when the current limit is at the minimum tolerance value. ISL6232 uses peak current detection. The peak inductor current occurs at  $I_{OUT,MAX}$  plus half of the ripple current; therefore,

$$I_{LIMIT} > I_{OUTMAX} + \frac{\Delta I_L}{2}$$
 (EQ. 9)

The minimum current-limit threshold voltage is 65mV. For accurate current sense-resistor with  $8m\Omega$ , the current limit  $I_{LIMIT}$  is 8.1A, which is higher than 5.75A, calculated from the above equation. So, the circuit can easily deliver full-rated 5A using 65mV current limit threshold.

For DCR of inductor current sensing (Refer to Figure 29), if the voltage drop across the DCR of the inductor is higher than 65mV, then a resistor divider across the inductor has to be used so that the output voltage across the capacitor reaches current limit threshold (65mV minimum) at the maximum DCR. The inductor time constant has to match with the RC current sensing network for good current sensing accuracy, that is,

$$\frac{L_1}{R_{dc1}} \le \frac{R_7 R_8}{R_7 + R_8} C_{16} \tag{EQ. 10}$$

This requirement is not so stringent because it is used for overcurrent protection and not for the adaptive output voltage positioning applications. Besides, DCR of the inductor is also a function of the temperature. A good general rule for copper is to allow 3.9% additional resistance for each 10°C of temperature rise. Since there is  $1 \text{M}\Omega$  input impedance from CS to ground, to achieve good current sensing accuracy,  $R_7$ , and  $R_8$  have to meet the following inequality:

$$\frac{V_{OUT}}{1 + \frac{R_X}{R_7//R_8}} \le 2mV$$
 (EQ. 11)

Where Rx is the input impedance from CS to ground.

Given RDC1 =  $15m\Omega$  at  $+85^{\circ}$ C, L =  $6.8\mu$ H, we choose  $R_7$  =  $1.5k\Omega$ ,  $R_8$  =  $3k\Omega$ , and  $C_{16}$  =  $0.47\mu$ F.

Check the current limit I<sub>LIMIT</sub> as shown in Equation 12:

$$\frac{R_8}{R_7 + R_8} R_{dc1} \times I_{LIMIT} = 65 \text{mV}$$
 (EQ. 12)

We have  $I_{LIMIT} = 6.5A$ . Therefore, the circuit can easily deliver the fully rated 5A current.

# **Output Capacitor Selection**

The output filter capacitor must have low enough equivalent series resistance (ESR) to meet output ripple and load-transient requirements. The ISL6232 uses peak current mode control, which does not require high enough ESR to satisfy stability requirements. The output capacitance must also be high enough to absorb the inductor energy while transitioning from full-load to no-load conditions without tripping the overvoltage fault latch. In applications where the output is subject to large load transients, the output capacitor size depends on how much ESR is needed to prevent the output from dipping too low under a load transient, ignoring the sag due to finite capacitance.

The ESR of the output capacitors has to meet the following equation:

$$ESR < \frac{V_{DIP}}{I_{STEP}}$$
 (EQ. 13)

where  $V_{DIP}$  is the maximum tolerable transient voltage drop or rise. In system power applications, the ESR of the output capacitors usually determines the steady-state output voltage ripple, which is practically designed below 1% of the output voltage. Thus, we have

$$ESR \le \frac{V_{P-P}}{\Delta I_{L}}$$
 (EQ. 14)

where  $V_{P-P}$  is the peak-to-peak output voltage ripple. The actual capacitance value required relates to the physical size needed to achieve low ESR, as well as to the chemistry of the capacitor technology and loop bandwidth.

Since the voltage dip or spike due to loop transient response is usually smaller than that of voltage dip or spike due to ESR during the load step transient, the capacitor is usually selected by ESR and voltage rating rather than by capacitance value. The commonly used output capacitors are POSCAP from Sanyo and SPCAP from Panasonic due to smaller size, low ESR and reasonable price.

Most power supplies requires an overall voltage accuracy of  $\pm 5\%$ , including steady-state tolerance, steady-state output ripple, line regulation and step load transient tolerance. The ISL6232 has  $\pm 1.5\%$  accuracy for the band gap,  $\pm 0.5\%$  for steady-state output ripple and line regulation. This allows  $\pm 3\%$  tolerance due to the step load transient. For 5V output, the required ESR is given by Equation 15:

$$\mathsf{ESR} \leq \ \frac{3\% \times 5 V}{3 \mathsf{A}} = \ \mathsf{50m} \Omega \quad \text{(Assume 3A step load)} \qquad \text{(EQ. 15)}$$

# Input Capacitor Selection

The input capacitors must meet the input ripple current (I<sub>RMS</sub>) requirement imposed by the switching current. The ISL6232 dual switching regulators operate at the same switching frequency with out-of-phase. This interleaves the current pulses drawn by the two regulators and have no overlap time at normal operation. The input RMS current is much smaller when compared with both regulators operating in phase or operating at different switching frequencies. The input RMS current varies with load and the input voltage. The maximum input capacitor RMS current for a single buck regulator is given by Equation 16:

$$I_{rms} = I_{OUT} \frac{\sqrt{V_{OUT}(V_{IN} - V_{OUT})}}{V_{IN}}$$
 (EQ. 16)

when  $V_{IN} = 2V_{OUT}$  (D = 50%),  $I_{RMS}$  has maximum current of  $I_{OUT}/2$ . The ESR of the input capacitor is important for determining capacitor power dissipation. All the power ( $I_{RMS}^2 \times ESR$ ) heats up the capacitor and reduces efficiency. Non-tantalum chemistries (ceramic, polymer such as POSCAP, or SPCAP) are preferred due to their low ESR and resilience to power-up surge currents. Choose input capacitors that exhibit less than +10°C temperature rise at the RMS input current for optimal circuit longevity.

# **MOSFET Selection**

The synchronous buck regulator has the input voltage from either AC-adapter output or battery output. The maximum AC-adapter output voltage does not exceed 24V while the maximum battery voltage does not exceed 17V for a 4 series Li-ion battery cell battery pack. Therefore, a 30V logic MOSFET should be used.

The high side MOSFET must be able to dissipate the conduction losses plus the switching losses. The input voltage of the synchronous regulator is equal to the AC-adapter output voltage or battery voltage. The maximum efficiency is achieved by selecting a high side MOSFET that has the conduction losses equal to the switching losses. Ensure that the ISL6232 LGATE gate driver can supply sufficient gate current to prevent it from conduction, otherwise, cross-conduction problems may occur. Conduction is due to the injected current into the drain-to-gate parasitic capacitor (Miller capacitor C<sub>qd</sub>) caused by the voltage rising rate at phase node during the moment of the high-side MOSFET turn-on. Reasonably slowing turn-on speed of the high-side MOSFET by connecting a resistor between the BOOT pin and gate drive supply source, and high sink current capability of the low-side MOSFET gate driver, helps reduce the possibility of cross-conduction.

For the high-side MOSFET, the worst-case conduction losses occur at the minimum input voltage as shown in Equation 17:

$$P_{Q1, Conduction} = \frac{V_{OUT}}{V_{IN}} I_{OUT}^2 r_{DS(ON)}$$
 (EQ. 17)

The optimum efficiency occurs when the switching losses equal the conduction losses. However, it is difficult to calculate the switching losses in the high-side MOSFET since it must allow for difficult-to-quantify factors that influence the turn-on and turn-off times. These factors include the MOSFET internal gate resistance, gate charge, threshold voltage, stray inductance, and the pull-up and pull-down resistance of the gate driver. The following switching loss calculation (Equation 18) provides a rough estimate

$$P_{Q1, Switching} = \frac{1}{2}V_{IN}I_{LV}f_s \frac{Q_{gd}}{I_{g, source}} + \frac{1}{2}V_{IN}I_{LP}f_s \frac{Q_{gd}}{I_{g, sink}} + Q_{rr}V_{IN}f_s$$
(EQ. 18)

where  $Q_{gd}$ : drain-to-gate charge,  $Q_{rr}$ : total reverse recovery charge of the body-diode in low side MOSFET,  $I_{LV}$ : inductor valley current,  $I_{LP}$ :is Inductor peak current,  $I_{g,sink}$  and  $I_{g:source}$  are the peak gate-drive source/sink current of Q1.

To achieve low switching losses requires low drain-to-gate charge  $Q_{gd}$ . Generally, the lower the drain-to-gate charge, the higher the ON-resistance. Therefore, there is a trade-off between the ON-resistance and drain-to-gate charge. Good MOSFET selection is based on the Figure of Merit (FOM), which is the product of the total gate charge and ON-resistance. Usually, the smaller the value of FOM, the higher the efficiency for the same application.

For the low-side MOSFET, the worst-case power dissipation occurs at minimum output voltage and maximum input voltage:

$$P_{Q2} = \left(1 - \frac{V_{OUT}}{V_{IN}}\right) I_{OUT}^2 r_{DS(ON)}$$
 (EQ. 19)

Choose a low-side MOSFET that has the lowest possible ON-resistance with a moderate-sized package, like SO-8, and one that is reasonably priced. The switching losses are not an issue for the low side MOSFET because it operates at zero-voltage-switching.

Choose an Schottky diode, in parallel with the low side MOSFET Q2, with a forward voltage drop low enough to prevent the low-side MOSFET Q2 body-diode from turning on during the dead time. This also reduces the power loss in the high-side MOSFET associated with the reverse recovery of the low-side MOSFET Q2 body diode. As a general rule, select a diode with a DC current rating equal to one-third of the load current. One option is to choose a combined MOSFET with the Schottky diode in a single package. The integrated packages may work better in practice because there is less stray inductance due to short connection. This Schottky diode is optional and may be removed if efficiency loss can be tolerated.

# Loop Compensation Design

ISL6232 uses constant frequency peak current mode control architecture to achieve fast loop transient response. An accurate current sensing resistor in series with the output inductor, or DCR of the output inductor, is used for peak current control signal and overcurrent protection. The inductor is not considered as a state variable since its peak current is constant, and the system becomes single order system. It is much easier to design a type II compensator to stabilize the loop than to implement voltage mode control. Peak current mode control has inherent input voltage feed-forward function to achieve good line regulation. Figure 32 shows the small signal model of the synchronous buck regulator.




FIGURE 32. SMALL SIGNAL MODEL OF SYNCHRONOUS BUCK REGULATOR

# PWM COMPARATOR GAIN F<sub>M</sub>

The PWM comparator gain Fm for peak current mode control is given by Equation 20:

$$F_{m} = \frac{\hat{d}}{\hat{v}_{comp}} = \frac{1}{(S_{e} + S_{n})T_{s}}$$
 (EQ. 20)

Where  $S_e$  is the slew rate of the slope compensation and  $S_n$  is given by Equation 21:

$$S_n = R_t \frac{V_{in} - V_o}{I}$$
 (EQ. 21)

where  $R_T$  is trans-resistance, and is the product of the current sensing resistance and gain of the current amplifier in current loop.

# CURRENT SAMPLING TRANSFER FUNCTION He(S):

In current loop, the current signal is sampled every switching cycle. The following transfer function is shown in Equation 22:

$$H_e(S) = \frac{S^2}{\omega_n^2} + \frac{S}{\omega_n Q_n} + 1$$
 (EQ. 22)

where  $Q_n$  and  $\omega_n$  are given by  $Q_n = -\frac{2}{\pi}$ ,  $= \omega_n = \pi f_s$ 

# Power Stage Transfer Functions

Transfer function  $F_1(S)$  from control to output voltage is:

$$F_{1}(S) = \frac{\hat{v}_{0}}{\hat{d}} = V_{in} \frac{1 + \frac{S}{\omega_{esr}}}{\frac{S^{2}}{\omega_{0}^{2}} + \frac{S}{\omega_{0}Q_{p}} + 1}$$
 (EQ. 23)

Where 
$$\omega_{\text{esr}} = \frac{1}{R_c C_o}, Q_p \approx R_o \sqrt{\frac{C_o}{L}}$$
,  $\omega_o = \frac{1}{\sqrt{LC_o}}$ 

Transfer function  $F_2(S)$  from control to inductor current is given by Equation 24:

$$F_{2}(S) = \frac{\hat{I}_{0}}{\hat{d}} = \frac{V_{in}}{R_{0} + R_{L}} \frac{1 + \frac{S}{\omega_{z}}}{\frac{S^{2}}{\omega_{0}} + \frac{S}{\omega_{0}Q_{p}} + 1}$$
 (EQ. 24)

where 
$$\omega_z = \frac{1}{R_o C_o}$$

Current loop gain T<sub>i</sub>(S) is expressed as Equation 25:

$$T_{i}(S) = R_{T}F_{m}F_{2}(S)H_{e}(S)$$
 (EQ. 25)

The voltage loop gain with open current loop is shown in Equation 26:

$$T_{v}(S) = KF_{m}F_{1}(S)A_{v}(S)$$
 (EQ. 26)

The Voltage loop gain with current loop closed is given by Equation 27:

$$L_{v}(S) = \frac{T_{v}(S)}{1 + T_{i}(S)}$$
 (EQ. 27)

Where  $K = \frac{V_{FB}}{V_o}$ ,  $V_{FB}$  is the feedback voltage of the voltage error amplifier. If  $T_i(S) >> 1$ , then Equation 27 can be simplified as shown in Equation 28:

$$L_{v}(S) = \frac{V_{FB}}{V_{o}} \frac{R_{o} + R_{L}}{R_{T}} \frac{1 + \frac{S}{\omega_{esr}}}{1 + \frac{S}{\omega_{p}}} \frac{A_{v}(S)}{H_{e}(S)}, \ \omega_{p} \approx \frac{1}{R_{o}C_{o}}$$
 (EQ. 28)

From Equation 28, it is shown that the system is a single order system, which has a single pole located at  $^{\omega}p$  before the half switching frequency. Therefore, a simple type II compensator can be easily used to stabilize the system.




FIGURE 33. TYPE II COMPENSATOR

Figure 33 shows the type II compensator and its transfer function is expressed as Equation 29:

$$S) = \frac{\hat{v}_{comp}}{\hat{v}_{FB}} = \frac{g_m}{C_1 + C_2} \frac{\left(1 + \frac{S}{\omega_{cz1}}\right)\left(1 + \frac{S}{\omega_{cz2}}\right)}{S\left(1 + \frac{S}{\omega_{cp}}\right)}$$
(EQ. 29)

where:

$$\omega_{\text{cz1}} = \frac{1}{R_1 C_1}, \quad \omega_{\text{cz2}} = \frac{1}{R_2 C_3}, \omega_{\text{cp}} = \frac{C_1 + C_2}{R_1 C_1 C_2}$$

# **COMPENSATOR DESIGN GOAL**

High DC gain

Loop bandwidth  $f_C$ :  $(\frac{1}{4}to\frac{1}{10})f_s$ 

Gain margin: >10dB

Phase margin: 40°

The compensator design procedure is as follows:

Put compensator zero 
$$\omega_{cz1} = (1to3) \frac{1}{R_o C_o}$$

Put one compensator pole at zero frequency to achieve high DC gain, and put another compensator pole at either esr zero frequency or half switching frequency, whichever is lower.  $\omega_{CZ2}$  is an internal zero due to 8pF and  $600k\Omega$ .

The loop gain  $T_v(S)$  at cross over frequency of  $f_c$  has unity gain. Therefore, the compensator resistance  $R_1$  is determined by Equation 30.

$$R_1 = \frac{2\pi f_c V_o C_o R_T}{g_m V_{FB}}$$
 (EQ. 30)

where  $g_m$  is the trans-conductance of the voltage error amplifier. Compensator capacitor  $C_1$  is then given by Equation 31.


$$C_1 = \frac{1}{R_1 \omega_{cz}}, C_2 = \frac{1}{2\pi R_1 f_{esr}}$$
 (EQ. 31)

Example: V<sub>IN</sub> = 12V, V<sub>o</sub> = 5V, I<sub>o</sub> = 5A, f<sub>s</sub> = 300kHz, C<sub>o</sub> = 180μF/12mΩ, L = 6.8μH, g<sub>m</sub> = 100μs, R<sub>T</sub> = 0.128 (R<sub>cs</sub> = 8mΩ, A<sub>c</sub> = 16), V<sub>FB</sub> = 0.8V, S<sub>e</sub> = 1.5×10<sup>5</sup>V/s, S<sub>n</sub> = 1.318×10<sup>5</sup>V/s, f<sub>c</sub> = 45kHz, then compensator resistance R<sub>1</sub> = 400kΩ.

Put the compensator zero at 1.5kHz (~1.5x C<sub>o</sub>R<sub>o)</sub>, and put the compensator pole at esr zero which is 49kHz. The compensator capacitors are:

 $C_1$  = 270pF,  $C_2$  = 10pF (There is approximately 8pF parasitic capacitance from  $V_{COMP}$  to GND; Therefore,  $C_2$  optional).

Figure shows the simulated voltage loop gain. It is shown that it has 30kHz loop bandwidth with 85° phase margin and 20dB gain margin.






FIGURE 34. SIMULATED LOOP GAIN

# 12V Auxiliary Supply

A flyback transformer, or coupled inductor can be substituted for the inductor in 5V or 3.3V supply to generate an 12V auxiliary output as shown in Figure 35, which can be used to drive N-channel MOSFETs. The ISL6232 is particularly well suited for such applications because it can be configured in ultrasonic or forced PWM mode to ensure good load regulation when the main supplies are in light load conditions. An additional post-regulation circuit can be used to improve load regulation if necessary.

The power requirements of the auxiliary supply must be considered in the design of the main output. The flyback transformer must be designed to deliver the required current in both the primary and the secondary outputs with the proper turns ratio and inductance. The overcurrent limit threshold may also be adjusted accordingly. Power from the main and secondary outputs is combined to get an equivalent current referred to the main output, which is given by Equation 32.

$$I_{total} = \frac{P_{main} + P_{auxiliary}}{V_{OUT}}$$
 (EQ. 32)

where P<sub>main</sub> and P<sub>auxiliary</sub> are the main power and auxiliary power, respectively.

For the circuit in Figure 35, the turns ratio N of the flyback is determined by Equation 33.

$$N = \frac{V_{SEC} + V_{F} - V_{OUT}}{V_{OUT} + V_{RECT}}$$
(EQ. 33)

where,  $V_{SEC}$  is the minimum required rectified secondary voltage,  $V_F$  is the forward voltage drop across the secondary rectifier, and  $V_{RECT}$  is the on-state voltage drop across the synchronous rectifier MOSFET. The secondary rectifier in the flyback must withstand flyback voltages, which is given by Equation 34.

$$V_{REV} = V_{SEC} + N \bullet (V_{IN} - V_{OUT})$$
 (EQ. 34)

The secondary rectifier's reverse breakdown voltage rating must also accommodate any ringings due to leakage inductance. This voltage ringings can be minimized by adding a snubber circuit across the secondary rectifier. Its current rating should be at least twice the DC load current on the auxiliary output. The optional linear post regulator must be selected to deliver the required load current, and it should be configured to run close to dropout to minimize power dissipation.




FIGURE 35. FLYBACK SECONDARY OUTPUT


# PCB Layout Guidelines

Careful PC board layout is critical to achieve minimal switching losses and clean, stable operation. This is especially true when multiple converters are on the same PC circuit board, where one circuit can affect the other due to the noise coupling through the power ground. The switching power stages require particular attention. Mount all of the power components on the top-side of the board with their ground terminals flush against one another, if possible.

Use the following guidelines for good PC board layout:

- Isolate the power components from the sensitive analog components. Use a separate power plane ground and signal power ground if possible.
- Use a star ground connection on the power plane to minimize the cross-talk between OUT3 and OUT5.
- Keep the high-current paths short, especially at the ground terminals. This practice is essential for stable, jitter-free operation.
- Keep the power traces and load connections short. This
  practice is essential for high efficiency. Using thick copper
  PC boards (2oz vs 1oz) can enhance full-load efficiency
  by 1% or more. Correctly routing PC board traces must be
  approached in terms of fractions of centimeters, where a
  single milliohm of excess trace resistance causes a
  measurable efficiency loss.
- When trade-offs in trace lengths must be made, it is preferable to allow the inductor-charging path to be made longer than the discharge path. For example, it is better to allow some extra distance between the input capacitors and the high-side MOSFET than to allow distance between the inductor and the synchronous rectifier or between the inductor and the output filter capacitor, because the synchronous rectifier conduction time is usually longer than that of high-side MOSFET.
- Ensure that the OUT connection to the output capacitors is short and direct. This reduces the voltage spike or dip due to the trace resistance between OUT and output capacitors.
- Route high-speed switching nodes (BOOT, UGATE, PHASE, and LGATE) away from sensitive analog areas (REF, COMP, FB, and CS). Use PGND3 and PGND5 as an EMI shield to keep radiated switching noise away from the ICs feedback divider and analog bypass capacitors.
- Keep the FB traces as short as possible for good radiated immunity design.

# Shrink Small Outline Plastic Packages (SSOP) Quarter Size Outline Plastic Packages (QSOP)



#### NOTES:

- Symbols are defined in the "MO Series Symbol List" in Section 2.2 of Publication Number 95.
- 2. Dimensioning and tolerancing per ANSI Y14.5M-1982.
- Dimension "D" does not include mold flash, protrusions or gate burrs. Mold flash, protrusion and gate burrs shall not exceed 0.15mm (0.006 inch) per side.
- Dimension "E" does not include interlead flash or protrusions. Interlead flash and protrusions shall not exceed 0.25mm (0.010 inch) per side.
- The chamfer on the body is optional. If it is not present, a visual index feature must be located within the crosshatched area.
- 6. "L" is the length of terminal for soldering to a substrate.
- 7. "N" is the number of terminal positions.
- 8. Terminal numbers are shown for reference only.
- Dimension "B" does not include dambar protrusion. Allowable dambar protrusion shall be 0.10mm (0.004 inch) total in excess of "B" dimension at maximum material condition.
- Controlling dimension: INCHES. Converted millimeter dimensions are not necessarily exact.

M28.15
28 LEAD SHRINK SMALL OUTLINE PLASTIC PACKAGE (0.150" WIDE BODY)

	INCHES		MILLIN	IETERS	
SYMBOL	MIN	MAX	MIN	MAX	NOTES
Α	0.053	0.069	1.35	1.75	-
A1	0.004	0.010	0.10	0.25	-
A2	-	0.061	-	1.54	-
В	0.008	0.012	0.20	0.30	9
С	0.007	0.010	0.18	0.25	-
D	0.386	0.394	9.81	10.00	3
Е	0.150	0.157	3.81	3.98	4
е	0.025	0.025 BSC		BSC	-
Н	0.228	0.244	5.80	6.19	-
h	0.0099	0.0196	0.26	0.49	5
L	0.016	0.050	0.41	1.27	6
N	2	8	2	28	7
α	0°	8°	0°	8°	-

Rev. 1 6/04

All Intersil U.S. products are manufactured, assembled and tested utilizing ISO9000 quality systems. Intersil Corporation's quality certifications can be viewed at www.intersil.com/design/quality

Intersil products are sold by description only. Intersil Corporation reserves the right to make changes in circuit design, software and/or specifications at any time without notice. Accordingly, the reader is cautioned to verify that data sheets are current before placing orders. Information furnished by Intersil is believed to be accurate and reliable. However, no responsibility is assumed by Intersil or its subsidiaries for its use; nor for any infringements of patents or other rights of third parties which may result from its use. No license is granted by implication or otherwise under any patent or patent rights of Intersil or its subsidiaries.

For information regarding Intersil Corporation and its products, see www.intersil.com